Abstract
Three-dimensional (3D) integration is the most promising technology to improve IC performance by stacking some active device layers and connecting them using vertical interconnections. In this paper, in order to quantitatively evaluate the benefits of 3D IC, wire length distributions in 3D ICs are derived by adapting the simulated quenching algorithm for 3D placement and routing of specific benchmark circuits. By evaluating the wire length distribution, we can confirm that the total wire length is reduced by 26.0 and 41.3% with three and five active layers, respectively. Similarly, 38.1 and 52.0% reduction in the longest wire length with three and five active layers can be achieved.
| Original language | English |
|---|---|
| Pages (from-to) | 3260-3265 |
| Number of pages | 6 |
| Journal | Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers |
| Volume | 45 |
| Issue number | 4 B |
| DOIs | |
| Publication status | Published - 2006 Apr 25 |
Keywords
- Simulated quenching
- Three-dimensional integration technology
- Wire length distribution
ASJC Scopus subject areas
- Engineering(all)
- Physics and Astronomy(all)
Fingerprint Dive into the research topics of 'Quantitative derivation and evaluation of wire length distribution in three-dimensional integrated circuits using simulated quenching'. Together they form a unique fingerprint.
Cite this
Deguchi, J., Sugimura, T., Nakatani, Y., Fukushima, T., & Koyanagi, M. (2006). Quantitative derivation and evaluation of wire length distribution in three-dimensional integrated circuits using simulated quenching. Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 45(4 B), 3260-3265. https://doi.org/10.1143/JJAP.45.3260