Quantification of metal oxide semiconductor field effect transistor device reliability with low- Vt lanthanum-incorporated high permittivity dielectrics

B. J. O'Sullivan, M. Aoulaiche, M. J. Cho, T. Kauerauf, R. Degraeve, H. Okawa, T. Schram, T. Y. Hoffmann, G. Groeseneken, S. Biesemans, T. Nakabayashi, A. Ikeda, M. Niwa

Research output: Contribution to journalArticlepeer-review

Abstract

Results from an extensive reliability characterization of HfLaSiO(N) devices, with TaN gate electrodes, are reported. It is shown that the effect of the lanthanum, initially deposited as La2O3, on a SiO 2/HfSiO (N) stack, permeates the Si/ SiO2 interface. A lower midgap interface state density is observed at this interface, but increased densities are seen towards the band edges. The presence of lanthanum in the dielectric results in defects in the interface layer and in the high- κ dielectric. A profile of defects in the gate stack is suggested, inferred from a combination of electrical measurements. From the location of the defects, it is argued that the reliability of lanthanum-incorporated devices is not compromised by its presence, thus enabling a reliable route to V t tuning of n-type metal oxide semiconductor devices.

Original languageEnglish
Article number114504
JournalJournal of Applied Physics
Volume106
Issue number11
DOIs
Publication statusPublished - 2009

ASJC Scopus subject areas

  • Physics and Astronomy(all)

Fingerprint

Dive into the research topics of 'Quantification of metal oxide semiconductor field effect transistor device reliability with low- <sub>Vt</sub> lanthanum-incorporated high permittivity dielectrics'. Together they form a unique fingerprint.

Cite this