Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure

Naotaka Ohsawa; Osamu Sakamoto; Masanori Hariyama; Michitaka Kameyama

doi:10.1109/ISVLSI.2004.1339547

Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure

Naotaka Ohsawa, Osamu Sakamoto, Masanori Hariyama, Michitaka Kameyama

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

21 Citations (Scopus)

Abstract

A field programmable Very large scale integrators (VLSI) processor (FPVLSI) based on a bit-serial mesh-connected cellular array that reduces complexity of a programmable interconnection network was discussed. It was observed that The BPE processing time in the FPVLSI was only 1.4 times longer than that of the Field-programmable gate arrays (FPGA). The number of FPVLSI BPEs available in the chip was found to be 13 times larger than that of FPGA BPEs. It was found that the total throughput of the FPVLSI-based FFT was 9 times higher than that of the FPGA-based FFT.

Original language	English
Title of host publication	Proceedings - IEEE Computer Society Annual Symposium on VLSI
Subtitle of host publication	Emerging Trends in VLSI Systems Design
Editors	A. Smailagic, M. Bayoumi
Pages	258-259
Number of pages	2
DOIs	https://doi.org/10.1109/ISVLSI.2004.1339547
Publication status	Published - 2004 Sep 24
Event	Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design - Lafayette, LA, United States Duration: 2004 Feb 19 → 2004 Feb 20

Publication series

Name	Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design

Other

Other	Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design
Country	United States
City	Lafayette, LA
Period	04/2/19 → 04/2/20

ASJC Scopus subject areas

Engineering(all)

Access to Document

10.1109/ISVLSI.2004.1339547

Fingerprint Dive into the research topics of 'Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure'. Together they form a unique fingerprint.

Cite this

Ohsawa, N., Sakamoto, O., Hariyama, M., & Kameyama, M. (2004). Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure. In A. Smailagic, & M. Bayoumi (Eds.), Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design (pp. 258-259). (Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design). https://doi.org/10.1109/ISVLSI.2004.1339547

Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure. / Ohsawa, Naotaka; Sakamoto, Osamu; Hariyama, Masanori; Kameyama, Michitaka.

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design. ed. / A. Smailagic; M. Bayoumi. 2004. p. 258-259 (Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Ohsawa, N, Sakamoto, O, Hariyama, M & Kameyama, M 2004, Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure. in A Smailagic & M Bayoumi (eds), Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design. Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design, pp. 258-259, Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design, Lafayette, LA, United States, 04/2/19. https://doi.org/10.1109/ISVLSI.2004.1339547

Ohsawa N, Sakamoto O, Hariyama M, Kameyama M. Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure. In Smailagic A, Bayoumi M, editors, Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design. 2004. p. 258-259. (Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design). https://doi.org/10.1109/ISVLSI.2004.1339547

Ohsawa, Naotaka ; Sakamoto, Osamu ; Hariyama, Masanori ; Kameyama, Michitaka. / Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure. Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design. editor / A. Smailagic ; M. Bayoumi. 2004. pp. 258-259 (Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design).

@inproceedings{8a50f41c9d734ac8915edfb7d2608a94,

title = "Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure",

abstract = "A field programmable Very large scale integrators (VLSI) processor (FPVLSI) based on a bit-serial mesh-connected cellular array that reduces complexity of a programmable interconnection network was discussed. It was observed that The BPE processing time in the FPVLSI was only 1.4 times longer than that of the Field-programmable gate arrays (FPGA). The number of FPVLSI BPEs available in the chip was found to be 13 times larger than that of FPGA BPEs. It was found that the total throughput of the FPVLSI-based FFT was 9 times higher than that of the FPGA-based FFT.",

author = "Naotaka Ohsawa and Osamu Sakamoto and Masanori Hariyama and Michitaka Kameyama",

year = "2004",

month = sep,

day = "24",

doi = "10.1109/ISVLSI.2004.1339547",

language = "English",

isbn = "0769520979",

series = "Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design",

pages = "258--259",

editor = "A. Smailagic and M. Bayoumi",

booktitle = "Proceedings - IEEE Computer Society Annual Symposium on VLSI",

note = "Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design ; Conference date: 19-02-2004 Through 20-02-2004",

}

TY - GEN

T1 - Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure

AU - Ohsawa, Naotaka

AU - Sakamoto, Osamu

AU - Hariyama, Masanori

AU - Kameyama, Michitaka

PY - 2004/9/24

Y1 - 2004/9/24

N2 - A field programmable Very large scale integrators (VLSI) processor (FPVLSI) based on a bit-serial mesh-connected cellular array that reduces complexity of a programmable interconnection network was discussed. It was observed that The BPE processing time in the FPVLSI was only 1.4 times longer than that of the Field-programmable gate arrays (FPGA). The number of FPVLSI BPEs available in the chip was found to be 13 times larger than that of FPGA BPEs. It was found that the total throughput of the FPVLSI-based FFT was 9 times higher than that of the FPGA-based FFT.

AB - A field programmable Very large scale integrators (VLSI) processor (FPVLSI) based on a bit-serial mesh-connected cellular array that reduces complexity of a programmable interconnection network was discussed. It was observed that The BPE processing time in the FPVLSI was only 1.4 times longer than that of the Field-programmable gate arrays (FPGA). The number of FPVLSI BPEs available in the chip was found to be 13 times larger than that of FPGA BPEs. It was found that the total throughput of the FPVLSI-based FFT was 9 times higher than that of the FPGA-based FFT.

UR - http://www.scopus.com/inward/record.url?scp=4544292826&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4544292826&partnerID=8YFLogxK

U2 - 10.1109/ISVLSI.2004.1339547

DO - 10.1109/ISVLSI.2004.1339547

M3 - Conference contribution

AN - SCOPUS:4544292826

SN - 0769520979

SN - 9780769520971

T3 - Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design

SP - 258

EP - 259

BT - Proceedings - IEEE Computer Society Annual Symposium on VLSI

A2 - Smailagic, A.

A2 - Bayoumi, M.

T2 - Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design

Y2 - 19 February 2004 through 20 February 2004

ER -