Performance comparison of 2D and 3D FPGAs using true-3D CAD tool

Naoto Miyamoto; Hanpei Koike; Yohei Matsumoto; Tadayuki Matsumura; Kenichi Osada; Yaoko Nakagawa; Keisuke Toyama; Tadahiro Ohmi

doi:10.1109/MWSCAS.2011.6026302

Performance comparison of 2D and 3D FPGAs using true-3D CAD tool

Naoto Miyamoto, Hanpei Koike, Yohei Matsumoto, Tadayuki Matsumura, Kenichi Osada, Yaoko Nakagawa, Keisuke Toyama, Tadahiro Ohmi

New Industry Creation Hatchery Center (NICHe)

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

3-dimensional (3D) integration is imperative for the future of semiconductor devices. The 3D field-programmable gate array (FPGA) is one of the killer applications in this field because large-scale FPGA requires numerous wire segments that conventional 2D integration cannot deal with. We have developed a true-3D computer-aided design (CAD) tool for the 3D FPGA and have quantitatively compared its performance against that of a 2D FPGA. Experimental results indicate that the 3D FPGA is superior to 2D FPGA in terms of both smaller critical path delay and smaller area.

Original language	English
Title of host publication	54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011
DOIs	https://doi.org/10.1109/MWSCAS.2011.6026302
Publication status	Published - 2011 Oct 13
Event	54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011 - Seoul, Korea, Republic of Duration: 2011 Aug 7 → 2011 Aug 10

Publication series

Name	Midwest Symposium on Circuits and Systems
ISSN (Print)	1548-3746

Other

Other	54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011
Country	Korea, Republic of
City	Seoul
Period	11/8/7 → 11/8/10

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/MWSCAS.2011.6026302

Fingerprint Dive into the research topics of 'Performance comparison of 2D and 3D FPGAs using true-3D CAD tool'. Together they form a unique fingerprint.

Cite this

Performance comparison of 2D and 3D FPGAs using true-3D CAD tool. / Miyamoto, Naoto; Koike, Hanpei; Matsumoto, Yohei; Matsumura, Tadayuki; Osada, Kenichi; Nakagawa, Yaoko; Toyama, Keisuke; Ohmi, Tadahiro.

54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011. 2011. 6026302 (Midwest Symposium on Circuits and Systems).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Miyamoto, N, Koike, H, Matsumoto, Y, Matsumura, T, Osada, K, Nakagawa, Y, Toyama, K & Ohmi, T 2011, Performance comparison of 2D and 3D FPGAs using true-3D CAD tool. in 54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011., 6026302, Midwest Symposium on Circuits and Systems, 54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011, Seoul, Korea, Republic of, 11/8/7. https://doi.org/10.1109/MWSCAS.2011.6026302

@inproceedings{8a2061fef2024c3eaa96362fc74b1700,

title = "Performance comparison of 2D and 3D FPGAs using true-3D CAD tool",

abstract = "3-dimensional (3D) integration is imperative for the future of semiconductor devices. The 3D field-programmable gate array (FPGA) is one of the killer applications in this field because large-scale FPGA requires numerous wire segments that conventional 2D integration cannot deal with. We have developed a true-3D computer-aided design (CAD) tool for the 3D FPGA and have quantitatively compared its performance against that of a 2D FPGA. Experimental results indicate that the 3D FPGA is superior to 2D FPGA in terms of both smaller critical path delay and smaller area.",

author = "Naoto Miyamoto and Hanpei Koike and Yohei Matsumoto and Tadayuki Matsumura and Kenichi Osada and Yaoko Nakagawa and Keisuke Toyama and Tadahiro Ohmi",

year = "2011",

month = oct,

day = "13",

doi = "10.1109/MWSCAS.2011.6026302",

language = "English",

isbn = "9781612848570",

series = "Midwest Symposium on Circuits and Systems",

booktitle = "54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011",

note = "54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011 ; Conference date: 07-08-2011 Through 10-08-2011",

}

TY - GEN

T1 - Performance comparison of 2D and 3D FPGAs using true-3D CAD tool

AU - Miyamoto, Naoto

AU - Koike, Hanpei

AU - Matsumoto, Yohei

AU - Matsumura, Tadayuki

AU - Osada, Kenichi

AU - Nakagawa, Yaoko

AU - Toyama, Keisuke

AU - Ohmi, Tadahiro

PY - 2011/10/13

Y1 - 2011/10/13

N2 - 3-dimensional (3D) integration is imperative for the future of semiconductor devices. The 3D field-programmable gate array (FPGA) is one of the killer applications in this field because large-scale FPGA requires numerous wire segments that conventional 2D integration cannot deal with. We have developed a true-3D computer-aided design (CAD) tool for the 3D FPGA and have quantitatively compared its performance against that of a 2D FPGA. Experimental results indicate that the 3D FPGA is superior to 2D FPGA in terms of both smaller critical path delay and smaller area.

AB - 3-dimensional (3D) integration is imperative for the future of semiconductor devices. The 3D field-programmable gate array (FPGA) is one of the killer applications in this field because large-scale FPGA requires numerous wire segments that conventional 2D integration cannot deal with. We have developed a true-3D computer-aided design (CAD) tool for the 3D FPGA and have quantitatively compared its performance against that of a 2D FPGA. Experimental results indicate that the 3D FPGA is superior to 2D FPGA in terms of both smaller critical path delay and smaller area.

UR - http://www.scopus.com/inward/record.url?scp=80053644649&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80053644649&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.2011.6026302

DO - 10.1109/MWSCAS.2011.6026302

M3 - Conference contribution

AN - SCOPUS:80053644649

SN - 9781612848570

T3 - Midwest Symposium on Circuits and Systems

BT - 54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011

T2 - 54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011

Y2 - 7 August 2011 through 10 August 2011

ER -