Optimization of Common Source Inductance and Gate-Drain Capacitance for Reducing Gate Voltage Fluctuation after Turn-off Transition

Yusuke Hatakenaka, Kazuhiro Umetani, Masataka Ishihara, Eiji Hiraki

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Next-generation switching devices as GaN-FETs are recently emerging as promising switching devices capable of extremely high-speed switching. High-speed switching enables the high-frequency operation of the power converters, which can reduce the size of the passive components. However, high-speed switching can induce the resonance between the parasitic capacitance of the switching device and the parasitic inductance of the circuit board wiring, which appears as the gate voltage fluctuation at the switching. Particularly, GaN-FETs tend to have comparatively low gate threshold voltage and therefore are susceptible to the false turn-on, which is caused by the gate voltage fluctuation in the switching device just after the turn-off transition. For preventing this phenomenon, this paper analytically investigates the design requirement of these parasitic parameters to reduce the gate voltage fluctuation after the turn-off transition. As a result, the optimal ratio of the gate-drain capacitance and the common source inductance is elucidated to be the key to minimize the gate voltage fluctuation. The simulation and the experiment supported that the optimal design of this ratio can reduce the gate voltage fluctuation, supporting the usefulness of this novel insight for preventing the false turn-on.

Original languageEnglish
Title of host publicationECCE 2020 - IEEE Energy Conversion Congress and Exposition
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages3155-3162
Number of pages8
ISBN (Electronic)9781728158266
DOIs
Publication statusPublished - 2020 Oct 11
Event12th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2020 - Virtual, Detroit, United States
Duration: 2020 Oct 112020 Oct 15

Publication series

NameECCE 2020 - IEEE Energy Conversion Congress and Exposition

Conference

Conference12th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2020
CountryUnited States
CityVirtual, Detroit
Period20/10/1120/10/15

Keywords

  • common source inductance
  • false triggering
  • GaN-FET
  • parasitic capacitance
  • self-turn-on
  • switching noise

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Mechanical Engineering
  • Control and Optimization
  • Energy Engineering and Power Technology

Fingerprint Dive into the research topics of 'Optimization of Common Source Inductance and Gate-Drain Capacitance for Reducing Gate Voltage Fluctuation after Turn-off Transition'. Together they form a unique fingerprint.

Cite this