Novel field effect diode type vertical capacitorless one transistor dynamic random access memory cell with negative hold bit line bias scheme for improving the hold Characteristics

Takuya Imamoto, Tetsuo Endoh

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Abstract

In this paper, the novel field effect diode (FED) type vertical capacitorless one transistor dynamic random access memory (1T-DRAM) cell with negative hold bit line (BL) voltage (VBL) scheme is proposed. In comparison with the conventional planar type, the proposed vertical type with negative hold VBL scheme shows excellent static and disturb retention time. The proposed vertical type memory cell with negative hold VBL scheme achieves 1,000 times longer static retention time and 104 times longer BL disturb retention time at 85 C than that of the conventional planar type. Furthermore, the proposed vertical type memory cell has a small cell size of 4F2 due to its stacked vertical structure. The proposed FED type vertical capacitorless 1T-DRAM cell with negative hold VBL scheme is shown to be an excellent candidate for stand-alone and embedded memory applications and extends scaling limitations.

Original languageEnglish
Article number04CD08
JournalJapanese journal of applied physics
Volume52
Issue number4 PART 2
DOIs
Publication statusPublished - 2013 Apr 1

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

Fingerprint Dive into the research topics of 'Novel field effect diode type vertical capacitorless one transistor dynamic random access memory cell with negative hold bit line bias scheme for improving the hold Characteristics'. Together they form a unique fingerprint.

Cite this