Nonvolatile logic-in-memory LSI using cycle-based power gating and its application to motion-vector prediction

Masanori Natsui, Daisuke Suzuki, Noboru Sakimura, Ryusuke Nebashi, Yukihide Tsuji, Ayuka Morioka, Tadahiko Sugibayashi, Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu

Research output: Contribution to journalArticle

36 Citations (Scopus)

Abstract

A magnetic tunnel junction (MTJ)-based logic-in-memory hardware accelerator LSI with cycle-based power gating is fabricated using a 90 nm MTJ/MOS process on a 300 mm wafer fabrication line for practical-scale, fully parallel motion-vector prediction, without wasted power dissipation. The proposed nonvolatile LSI is designed by establishing an automated design environment with MTJ-based logic-circuit IPs and peripheral assistant tools, as well as a precise MTJ device model produced by the fabricated test chips. Through the measurement results of the fabricated LSI, this study shows both the impact of the power-gating technique in a fine temporal granularity utilizing the non-volatility of the MTJ device and the effectiveness of the established automated design environment for designing random logic LSI using nonvolatile logic-in-memory.

Original languageEnglish
Article number6942275
Pages (from-to)476-489
Number of pages14
JournalIEEE Journal of Solid-State Circuits
Volume50
Issue number2
DOIs
Publication statusPublished - 2015 Feb 1

Keywords

  • Automated design environment
  • magnetic tunnel junction (MTJ)
  • motion-vector prediction
  • nonvolatile logic-in-memory (NV-LIM)
  • power gating
  • spin-transfer torque random access memory (STT-RAM)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Nonvolatile logic-in-memory LSI using cycle-based power gating and its application to motion-vector prediction'. Together they form a unique fingerprint.

  • Cite this