Ni-based FUSI gates: CMOS integration for 45nm node and beyond

T. Hoffmann; A. Veloso; A. Lauwers; H. Yu; H. Tigelaar; M. Van Dal; T. Chiarella; C. Kerner; T. Kauerauf; A. Shickova; R. Mitsuhashi; I. Satoru; M. Niwa; A. Rothschild; B. Froment; J. Ramos; A. Nackaerts; M. Rosmeulen; S. Brus; C. Vrancken; P. P. Absil; M. Jurczak; S. Biesemans; J. A. Kittl

doi:10.1109/IEDM.2006.346759

Ni-based FUSI gates: CMOS integration for 45nm node and beyond

T. Hoffmann, A. Veloso, A. Lauwers, H. Yu, H. Tigelaar, M. Van Dal, T. Chiarella, C. Kerner, T. Kauerauf, A. Shickova, R. Mitsuhashi, I. Satoru, M. Niwa, A. Rothschild, B. Froment, J. Ramos, A. Nackaerts, M. Rosmeulen, S. Brus, C. VranckenP. P. Absil, M. Jurczak, S. Biesemans, J. A. Kittl

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

11 Citations (Scopus)

Abstract

This work reports the first comprehensive evaluation of FUSI gates for manufacturability, covering the key aspects of integration, process control, reliability, matching, device design and circuit-level benefit. Thanks to a selective and controlled poly etch-back process, dual work-function Nibased FUSI CMOS circuits with record ring oscillator performance (high-VT applications) have been achieved (17ps at V_DD=1.1V and 20pA/μm I_off), meeting the ITRS 45nm node requirement for low power CMOS.

Original language	English
Title of host publication	2006 International Electron Devices Meeting Technical Digest, IEDM
DOIs	https://doi.org/10.1109/IEDM.2006.346759
Publication status	Published - 2006 Dec 1
Externally published	Yes
Event	2006 International Electron Devices Meeting, IEDM - San Francisco, CA, United States Duration: 2006 Dec 10 → 2006 Dec 13

Publication series

Name	Technical Digest - International Electron Devices Meeting, IEDM
ISSN (Print)	0163-1918

Other

Other	2006 International Electron Devices Meeting, IEDM
Country	United States
City	San Francisco, CA
Period	06/12/10 → 06/12/13

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Electrical and Electronic Engineering
Materials Chemistry

Access to Document

10.1109/IEDM.2006.346759

Fingerprint Dive into the research topics of 'Ni-based FUSI gates: CMOS integration for 45nm node and beyond'. Together they form a unique fingerprint.

Cite this

Hoffmann, T., Veloso, A., Lauwers, A., Yu, H., Tigelaar, H., Van Dal, M., Chiarella, T., Kerner, C., Kauerauf, T., Shickova, A., Mitsuhashi, R., Satoru, I., Niwa, M., Rothschild, A., Froment, B., Ramos, J., Nackaerts, A., Rosmeulen, M., Brus, S., ... Kittl, J. A. (2006). Ni-based FUSI gates: CMOS integration for 45nm node and beyond. In 2006 International Electron Devices Meeting Technical Digest, IEDM [4154178] (Technical Digest - International Electron Devices Meeting, IEDM). https://doi.org/10.1109/IEDM.2006.346759

Ni-based FUSI gates : CMOS integration for 45nm node and beyond. / Hoffmann, T.; Veloso, A.; Lauwers, A.; Yu, H.; Tigelaar, H.; Van Dal, M.; Chiarella, T.; Kerner, C.; Kauerauf, T.; Shickova, A.; Mitsuhashi, R.; Satoru, I.; Niwa, M.; Rothschild, A.; Froment, B.; Ramos, J.; Nackaerts, A.; Rosmeulen, M.; Brus, S.; Vrancken, C.; Absil, P. P.; Jurczak, M.; Biesemans, S.; Kittl, J. A.

2006 International Electron Devices Meeting Technical Digest, IEDM. 2006. 4154178 (Technical Digest - International Electron Devices Meeting, IEDM).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Hoffmann, T, Veloso, A, Lauwers, A, Yu, H, Tigelaar, H, Van Dal, M, Chiarella, T, Kerner, C, Kauerauf, T, Shickova, A, Mitsuhashi, R, Satoru, I, Niwa, M, Rothschild, A, Froment, B, Ramos, J, Nackaerts, A, Rosmeulen, M, Brus, S, Vrancken, C, Absil, PP, Jurczak, M, Biesemans, S & Kittl, JA 2006, Ni-based FUSI gates: CMOS integration for 45nm node and beyond. in 2006 International Electron Devices Meeting Technical Digest, IEDM., 4154178, Technical Digest - International Electron Devices Meeting, IEDM, 2006 International Electron Devices Meeting, IEDM, San Francisco, CA, United States, 06/12/10. https://doi.org/10.1109/IEDM.2006.346759

Hoffmann, T. ; Veloso, A. ; Lauwers, A. ; Yu, H. ; Tigelaar, H. ; Van Dal, M. ; Chiarella, T. ; Kerner, C. ; Kauerauf, T. ; Shickova, A. ; Mitsuhashi, R. ; Satoru, I. ; Niwa, M. ; Rothschild, A. ; Froment, B. ; Ramos, J. ; Nackaerts, A. ; Rosmeulen, M. ; Brus, S. ; Vrancken, C. ; Absil, P. P. ; Jurczak, M. ; Biesemans, S. ; Kittl, J. A. / Ni-based FUSI gates : CMOS integration for 45nm node and beyond. 2006 International Electron Devices Meeting Technical Digest, IEDM. 2006. (Technical Digest - International Electron Devices Meeting, IEDM).

@inproceedings{af94f345af3a4ce08d8d2bbc6560217b,

title = "Ni-based FUSI gates: CMOS integration for 45nm node and beyond",

abstract = "This work reports the first comprehensive evaluation of FUSI gates for manufacturability, covering the key aspects of integration, process control, reliability, matching, device design and circuit-level benefit. Thanks to a selective and controlled poly etch-back process, dual work-function Nibased FUSI CMOS circuits with record ring oscillator performance (high-VT applications) have been achieved (17ps at VDD=1.1V and 20pA/μm Ioff), meeting the ITRS 45nm node requirement for low power CMOS.",

author = "T. Hoffmann and A. Veloso and A. Lauwers and H. Yu and H. Tigelaar and {Van Dal}, M. and T. Chiarella and C. Kerner and T. Kauerauf and A. Shickova and R. Mitsuhashi and I. Satoru and M. Niwa and A. Rothschild and B. Froment and J. Ramos and A. Nackaerts and M. Rosmeulen and S. Brus and C. Vrancken and Absil, {P. P.} and M. Jurczak and S. Biesemans and Kittl, {J. A.}",

year = "2006",

month = dec,

day = "1",

doi = "10.1109/IEDM.2006.346759",

language = "English",

isbn = "1424404398",

series = "Technical Digest - International Electron Devices Meeting, IEDM",

booktitle = "2006 International Electron Devices Meeting Technical Digest, IEDM",

note = "2006 International Electron Devices Meeting, IEDM ; Conference date: 10-12-2006 Through 13-12-2006",

}

TY - GEN

T1 - Ni-based FUSI gates

T2 - 2006 International Electron Devices Meeting, IEDM

AU - Hoffmann, T.

AU - Veloso, A.

AU - Lauwers, A.

AU - Yu, H.

AU - Tigelaar, H.

AU - Van Dal, M.

AU - Chiarella, T.

AU - Kerner, C.

AU - Kauerauf, T.

AU - Shickova, A.

AU - Mitsuhashi, R.

AU - Satoru, I.

AU - Niwa, M.

AU - Rothschild, A.

AU - Froment, B.

AU - Ramos, J.

AU - Nackaerts, A.

AU - Rosmeulen, M.

AU - Brus, S.

AU - Vrancken, C.

AU - Absil, P. P.

AU - Jurczak, M.

AU - Biesemans, S.

AU - Kittl, J. A.

PY - 2006/12/1

Y1 - 2006/12/1

N2 - This work reports the first comprehensive evaluation of FUSI gates for manufacturability, covering the key aspects of integration, process control, reliability, matching, device design and circuit-level benefit. Thanks to a selective and controlled poly etch-back process, dual work-function Nibased FUSI CMOS circuits with record ring oscillator performance (high-VT applications) have been achieved (17ps at VDD=1.1V and 20pA/μm Ioff), meeting the ITRS 45nm node requirement for low power CMOS.

AB - This work reports the first comprehensive evaluation of FUSI gates for manufacturability, covering the key aspects of integration, process control, reliability, matching, device design and circuit-level benefit. Thanks to a selective and controlled poly etch-back process, dual work-function Nibased FUSI CMOS circuits with record ring oscillator performance (high-VT applications) have been achieved (17ps at VDD=1.1V and 20pA/μm Ioff), meeting the ITRS 45nm node requirement for low power CMOS.

UR - http://www.scopus.com/inward/record.url?scp=46049115126&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=46049115126&partnerID=8YFLogxK

U2 - 10.1109/IEDM.2006.346759

DO - 10.1109/IEDM.2006.346759

M3 - Conference contribution

AN - SCOPUS:46049115126

SN - 1424404398

SN - 9781424404391

T3 - Technical Digest - International Electron Devices Meeting, IEDM

BT - 2006 International Electron Devices Meeting Technical Digest, IEDM

Y2 - 10 December 2006 through 13 December 2006

ER -