New design method of the 3-Dimensional vertical stacked FG type NAND cell arrays without the interference effect

Moon Sik Seo; Tetsuo Endoh

doi:10.1109/VTSA.2011.5872270

New design method of the 3-Dimensional vertical stacked FG type NAND cell arrays without the interference effect

Moon Sik Seo, Tetsuo Endoh

ENG - Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

We intensively investigated the interference effect by direct or indirect coupling path with neighboring cells of the 3-Dimensional (3-D) vertical Floating Gate (FG) type NAND cell arrays. Above all, we proposed the optimum 3-D vertical FG type NAND cell array structure to fully suppress the interference effects.

Original language	English
Title of host publication	Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011
Pages	152-153
Number of pages	2
DOIs	https://doi.org/10.1109/VTSA.2011.5872270
Publication status	Published - 2011 Jul 11
Event	2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011 - Hsinchu, Taiwan, Province of China Duration: 2011 Apr 25 → 2011 Apr 27

Publication series

Name	International Symposium on VLSI Technology, Systems, and Applications, Proceedings

Other

Other	2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011
Country	Taiwan, Province of China
City	Hsinchu
Period	11/4/25 → 11/4/27

Keywords

3-D vertical cell
FG type NAND
Interference effect

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Electrical and Electronic Engineering

Access to Document

10.1109/VTSA.2011.5872270

Fingerprint Dive into the research topics of 'New design method of the 3-Dimensional vertical stacked FG type NAND cell arrays without the interference effect'. Together they form a unique fingerprint.

Cite this

Seo, M. S., & Endoh, T. (2011). New design method of the 3-Dimensional vertical stacked FG type NAND cell arrays without the interference effect. In Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011 (pp. 152-153). [5872270] (International Symposium on VLSI Technology, Systems, and Applications, Proceedings). https://doi.org/10.1109/VTSA.2011.5872270

New design method of the 3-Dimensional vertical stacked FG type NAND cell arrays without the interference effect. / Seo, Moon Sik; Endoh, Tetsuo.

Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011. 2011. p. 152-153 5872270 (International Symposium on VLSI Technology, Systems, and Applications, Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Seo, MS & Endoh, T 2011, New design method of the 3-Dimensional vertical stacked FG type NAND cell arrays without the interference effect. in Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011., 5872270, International Symposium on VLSI Technology, Systems, and Applications, Proceedings, pp. 152-153, 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011, Hsinchu, Taiwan, Province of China, 11/4/25. https://doi.org/10.1109/VTSA.2011.5872270

Seo MS, Endoh T. New design method of the 3-Dimensional vertical stacked FG type NAND cell arrays without the interference effect. In Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011. 2011. p. 152-153. 5872270. (International Symposium on VLSI Technology, Systems, and Applications, Proceedings). https://doi.org/10.1109/VTSA.2011.5872270

@inproceedings{81cf371b3d42498dba62e55a6fc1ce35,

title = "New design method of the 3-Dimensional vertical stacked FG type NAND cell arrays without the interference effect",

abstract = "We intensively investigated the interference effect by direct or indirect coupling path with neighboring cells of the 3-Dimensional (3-D) vertical Floating Gate (FG) type NAND cell arrays. Above all, we proposed the optimum 3-D vertical FG type NAND cell array structure to fully suppress the interference effects.",

keywords = "3-D vertical cell, FG type NAND, Interference effect",

author = "Seo, {Moon Sik} and Tetsuo Endoh",

year = "2011",

month = jul,

day = "11",

doi = "10.1109/VTSA.2011.5872270",

language = "English",

isbn = "9781424484928",

series = "International Symposium on VLSI Technology, Systems, and Applications, Proceedings",

pages = "152--153",

booktitle = "Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011",

note = "2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011 ; Conference date: 25-04-2011 Through 27-04-2011",

}

TY - GEN

T1 - New design method of the 3-Dimensional vertical stacked FG type NAND cell arrays without the interference effect

AU - Seo, Moon Sik

AU - Endoh, Tetsuo

PY - 2011/7/11

Y1 - 2011/7/11

N2 - We intensively investigated the interference effect by direct or indirect coupling path with neighboring cells of the 3-Dimensional (3-D) vertical Floating Gate (FG) type NAND cell arrays. Above all, we proposed the optimum 3-D vertical FG type NAND cell array structure to fully suppress the interference effects.

AB - We intensively investigated the interference effect by direct or indirect coupling path with neighboring cells of the 3-Dimensional (3-D) vertical Floating Gate (FG) type NAND cell arrays. Above all, we proposed the optimum 3-D vertical FG type NAND cell array structure to fully suppress the interference effects.

KW - 3-D vertical cell

KW - FG type NAND

KW - Interference effect

UR - http://www.scopus.com/inward/record.url?scp=79959985861&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79959985861&partnerID=8YFLogxK

U2 - 10.1109/VTSA.2011.5872270

DO - 10.1109/VTSA.2011.5872270

M3 - Conference contribution

AN - SCOPUS:79959985861

SN - 9781424484928

T3 - International Symposium on VLSI Technology, Systems, and Applications, Proceedings

SP - 152

EP - 153

BT - Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011

T2 - 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011

Y2 - 25 April 2011 through 27 April 2011

ER -