A highly reliable digital signal processor for on-line, real-time digital signal processing is proposed and designed. The signal processor is implemented by sampling periods. Digital signal processing is executed at different times by different microprocessors, so that simultaneous-failures which occur in any two or three modules at a time can be tolerated. It is shown that under the environment of simultaneous-faiures the reliability of the signal processor is greatly superior.
|Number of pages||12|
|Journal||Technology Reports of the Tohoku University|
|Publication status||Published - 1983 Jan 1|
ASJC Scopus subject areas