TY - GEN
T1 - Nano holes on micro pyramids; broadband optical light trapping in thin wafer based Si (<100 μm) solar cells
AU - Sekhar, H.
AU - Kubota, T.
AU - Kida, Y.
AU - Fukuda, T.
AU - Tanahashi, K.
AU - Takato, H.
AU - Kondo, M.
AU - Samukawa, S.
N1 - Publisher Copyright:
© 2016 IEEE.
PY - 2016/11/21
Y1 - 2016/11/21
N2 - Standard lithographic free wet etching process applied to thin (100 μm) p-type 156∗156mm2 Czochralski (CZ) silicon to generate random micro pyramids with variable heights from 2 to 5 μm, which leads to reduce the surface reflection upto 10% by scattering. The present study mainly focus on to optimize etching recipe for maskless damage free neutral beam etching (NBE) to drill low aspect ratio nano holes on micro pyramids. This nano holes offers a new way to manipulate light absorption and scattering processes, to reduce the surface reflection down to 4% in broad wavelength length range, is well suits for high performance thin wafer based Si photovoltaics for less consumption of silicon in industrial usage. NBE perform at room temperature with a mixture of sulfur hexafluoride (SF6) and oxygen (O2) with different gas ratios and bias powers. Optimized etching recipe for damage free NBE is as fallows, O2 (65%) is added to a defined SF6 (35%) and when lower bias (Vpp=50 volts) is applied to accelerate the ions in the plasma toward the neutralization plate, which forms low aspect ratio nano structure on micro pyramids with optimal etch depth by neutral particles. Surface morphology of etched profiles and its surface reflections have been investigated by field emission scanning electron microscope (FE-SEM) and spectrophotometer respectively. Nano structures with optimal etch depth of 70-100 nm forms on micro pyramids and reduces its surface reflection in visible and near-IR region (upto 3.5%) compare to their micro pyramid (10%) counterpart. This structures are well suits for next generation high efficiency thin (<100 μm) wafer based Si solar cells.
AB - Standard lithographic free wet etching process applied to thin (100 μm) p-type 156∗156mm2 Czochralski (CZ) silicon to generate random micro pyramids with variable heights from 2 to 5 μm, which leads to reduce the surface reflection upto 10% by scattering. The present study mainly focus on to optimize etching recipe for maskless damage free neutral beam etching (NBE) to drill low aspect ratio nano holes on micro pyramids. This nano holes offers a new way to manipulate light absorption and scattering processes, to reduce the surface reflection down to 4% in broad wavelength length range, is well suits for high performance thin wafer based Si photovoltaics for less consumption of silicon in industrial usage. NBE perform at room temperature with a mixture of sulfur hexafluoride (SF6) and oxygen (O2) with different gas ratios and bias powers. Optimized etching recipe for damage free NBE is as fallows, O2 (65%) is added to a defined SF6 (35%) and when lower bias (Vpp=50 volts) is applied to accelerate the ions in the plasma toward the neutralization plate, which forms low aspect ratio nano structure on micro pyramids with optimal etch depth by neutral particles. Surface morphology of etched profiles and its surface reflections have been investigated by field emission scanning electron microscope (FE-SEM) and spectrophotometer respectively. Nano structures with optimal etch depth of 70-100 nm forms on micro pyramids and reduces its surface reflection in visible and near-IR region (upto 3.5%) compare to their micro pyramid (10%) counterpart. This structures are well suits for next generation high efficiency thin (<100 μm) wafer based Si solar cells.
UR - http://www.scopus.com/inward/record.url?scp=85006922905&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85006922905&partnerID=8YFLogxK
U2 - 10.1109/NANO.2016.7751349
DO - 10.1109/NANO.2016.7751349
M3 - Conference contribution
AN - SCOPUS:85006922905
T3 - 16th International Conference on Nanotechnology - IEEE NANO 2016
SP - 415
EP - 418
BT - 16th International Conference on Nanotechnology - IEEE NANO 2016
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 16th IEEE International Conference on Nanotechnology - IEEE NANO 2016
Y2 - 22 August 2016 through 25 August 2016
ER -