Minimizing reversible circuits in the 2n scheme using two and three bits patterns

Martin Lukac, Maher Hawash, Michitaka Kameyama, Marek Perkowski, Pawel Kerntopf

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper we present improvements to the cost of quantum circuits implemented with 2n-lines circuit implementation. The 2n-line circuit implementation is intended for the linear nearest neighbor quantum circuits and implements any quantum circuits in such manner that they can be directly mapped to quantum implementations. In this paper we propose a replacement strategy for 2- and 3-qubit patterns detected on the control lines. It is demonstrated that application of this strategy leads to a considerable reduction of circuit cost.

Original languageEnglish
Title of host publicationProceedings - 2014 17th Euromicro Conference on Digital System Design, DSD 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages708-711
Number of pages4
ISBN (Electronic)9781479957934
DOIs
Publication statusPublished - 2014 Oct 16
Event17th Euromicro Conference on Digital System Design, DSD 2014 - Verona, Italy
Duration: 2014 Aug 272014 Aug 29

Publication series

NameProceedings - 2014 17th Euromicro Conference on Digital System Design, DSD 2014

Other

Other17th Euromicro Conference on Digital System Design, DSD 2014
CountryItaly
CityVerona
Period14/8/2714/8/29

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Information Systems
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Minimizing reversible circuits in the 2n scheme using two and three bits patterns'. Together they form a unique fingerprint.

  • Cite this

    Lukac, M., Hawash, M., Kameyama, M., Perkowski, M., & Kerntopf, P. (2014). Minimizing reversible circuits in the 2n scheme using two and three bits patterns. In Proceedings - 2014 17th Euromicro Conference on Digital System Design, DSD 2014 (pp. 708-711). [6927319] (Proceedings - 2014 17th Euromicro Conference on Digital System Design, DSD 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/DSD.2014.106