TY - JOUR
T1 - LSI implementation scheme for general-purpose high-speed and coding rate viterbi decoder LSI
AU - Kato, Shuzo
AU - Kubota, Shuji
AU - Ohtani, Kouichi
AU - Ishitani, Tsunehachi
AU - Miyahara, Norio
PY - 1990/2
Y1 - 1990/2
N2 - This paper discusses the selection of the optimal device for LSI implementation of Viterbi decoder. The relation between the available number of gates and the performance of the decoder is described. A method of reducing the number of gates for low- and high-speed LSI decoders, as well as their major performance, is described. The developed LSI operates at the frequency of 25 MHz or higher. It is applicable generally to the error correction with (N - 1)/N coding rate. Compared with the Viterbi decoder using the same kind of LSI, the proposed LSI minimizes the number of chips and improves the speed by a factor of 1.5.
AB - This paper discusses the selection of the optimal device for LSI implementation of Viterbi decoder. The relation between the available number of gates and the performance of the decoder is described. A method of reducing the number of gates for low- and high-speed LSI decoders, as well as their major performance, is described. The developed LSI operates at the frequency of 25 MHz or higher. It is applicable generally to the error correction with (N - 1)/N coding rate. Compared with the Viterbi decoder using the same kind of LSI, the proposed LSI minimizes the number of chips and improves the speed by a factor of 1.5.
UR - http://www.scopus.com/inward/record.url?scp=0025386155&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0025386155&partnerID=8YFLogxK
M3 - Article
AN - SCOPUS:0025386155
VL - 73
SP - 22
EP - 32
JO - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)
JF - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)
SN - 1042-0967
IS - 2
ER -