Low-power multiple-valued source-coupled logic circuits using dual-supply voltages for a reconfigurable VLSI

Xu Bai; Michitaka Kameyama

doi:10.1109/ISMVL.2013.36

Low-power multiple-valued source-coupled logic circuits using dual-supply voltages for a reconfigurable VLSI

Xu Bai, Michitaka Kameyama

INF - Computer and Mathematical Sciences

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

A novel dual-supply-voltage technique is proposed for a low-power multiple-valued VLSI without decreasing speed. A high-supply voltage is required to generate multiple-valued voltage signals in a current-voltage converter, and a low-supply voltage is used to generate binary voltage signals in a comparator whose speed is not decreased by the low-supply voltage. Moreover, level shifters used to prevent direct-path currents in the conventional dual-VDD CMOS circuits are not necessary to be provided because of constant current flow in the multiple-valued source-coupled logic circuits. As a result, the power consumption of a cell using dual-supply voltages for a multiple-valued reconfigurable VLSI is reduced to 79% in comparison with that of the cell using a single-supply voltage.

Original language	English
Title of host publication	Proceedings - 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, ISMVL 2013
Pages	164-169
Number of pages	6
DOIs	https://doi.org/10.1109/ISMVL.2013.36
Publication status	Published - 2013 Aug 1
Event	2013 IEEE 43rd International Symposium on Multiple-Valued Logic, ISMVL 2013 - Toyama, Japan Duration: 2013 May 22 → 2013 May 24

Publication series

Name	Proceedings of The International Symposium on Multiple-Valued Logic
ISSN (Print)	0195-623X

Other

Other	2013 IEEE 43rd International Symposium on Multiple-Valued Logic, ISMVL 2013
Country/Territory	Japan
City	Toyama
Period	13/5/22 → 13/5/24

Keywords

Dual-supply-voltage technique
Multiple-valued reconfigurable VLSI
Multiple-valued source-coupled logic circuit

ASJC Scopus subject areas

Computer Science(all)
Mathematics(all)

Access to Document

10.1109/ISMVL.2013.36

Cite this

Low-power multiple-valued source-coupled logic circuits using dual-supply voltages for a reconfigurable VLSI. / Bai, Xu; Kameyama, Michitaka.

Proceedings - 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, ISMVL 2013. 2013. p. 164-169 6524657 (Proceedings of The International Symposium on Multiple-Valued Logic).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Bai, X & Kameyama, M 2013, Low-power multiple-valued source-coupled logic circuits using dual-supply voltages for a reconfigurable VLSI. in Proceedings - 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, ISMVL 2013., 6524657, Proceedings of The International Symposium on Multiple-Valued Logic, pp. 164-169, 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, ISMVL 2013, Toyama, Japan, 13/5/22. https://doi.org/10.1109/ISMVL.2013.36

@inproceedings{2752629b283e49e19f33221b0d4b4487,

title = "Low-power multiple-valued source-coupled logic circuits using dual-supply voltages for a reconfigurable VLSI",

abstract = "A novel dual-supply-voltage technique is proposed for a low-power multiple-valued VLSI without decreasing speed. A high-supply voltage is required to generate multiple-valued voltage signals in a current-voltage converter, and a low-supply voltage is used to generate binary voltage signals in a comparator whose speed is not decreased by the low-supply voltage. Moreover, level shifters used to prevent direct-path currents in the conventional dual-VDD CMOS circuits are not necessary to be provided because of constant current flow in the multiple-valued source-coupled logic circuits. As a result, the power consumption of a cell using dual-supply voltages for a multiple-valued reconfigurable VLSI is reduced to 79% in comparison with that of the cell using a single-supply voltage.",

keywords = "Dual-supply-voltage technique, Multiple-valued reconfigurable VLSI, Multiple-valued source-coupled logic circuit",

author = "Xu Bai and Michitaka Kameyama",

year = "2013",

month = aug,

day = "1",

doi = "10.1109/ISMVL.2013.36",

language = "English",

isbn = "9780769549767",

series = "Proceedings of The International Symposium on Multiple-Valued Logic",

pages = "164--169",

booktitle = "Proceedings - 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, ISMVL 2013",

note = "2013 IEEE 43rd International Symposium on Multiple-Valued Logic, ISMVL 2013 ; Conference date: 22-05-2013 Through 24-05-2013",

}

TY - GEN

T1 - Low-power multiple-valued source-coupled logic circuits using dual-supply voltages for a reconfigurable VLSI

AU - Bai, Xu

AU - Kameyama, Michitaka

PY - 2013/8/1

Y1 - 2013/8/1

N2 - A novel dual-supply-voltage technique is proposed for a low-power multiple-valued VLSI without decreasing speed. A high-supply voltage is required to generate multiple-valued voltage signals in a current-voltage converter, and a low-supply voltage is used to generate binary voltage signals in a comparator whose speed is not decreased by the low-supply voltage. Moreover, level shifters used to prevent direct-path currents in the conventional dual-VDD CMOS circuits are not necessary to be provided because of constant current flow in the multiple-valued source-coupled logic circuits. As a result, the power consumption of a cell using dual-supply voltages for a multiple-valued reconfigurable VLSI is reduced to 79% in comparison with that of the cell using a single-supply voltage.

AB - A novel dual-supply-voltage technique is proposed for a low-power multiple-valued VLSI without decreasing speed. A high-supply voltage is required to generate multiple-valued voltage signals in a current-voltage converter, and a low-supply voltage is used to generate binary voltage signals in a comparator whose speed is not decreased by the low-supply voltage. Moreover, level shifters used to prevent direct-path currents in the conventional dual-VDD CMOS circuits are not necessary to be provided because of constant current flow in the multiple-valued source-coupled logic circuits. As a result, the power consumption of a cell using dual-supply voltages for a multiple-valued reconfigurable VLSI is reduced to 79% in comparison with that of the cell using a single-supply voltage.

KW - Dual-supply-voltage technique

KW - Multiple-valued reconfigurable VLSI

KW - Multiple-valued source-coupled logic circuit

UR - http://www.scopus.com/inward/record.url?scp=84880706371&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84880706371&partnerID=8YFLogxK

U2 - 10.1109/ISMVL.2013.36

DO - 10.1109/ISMVL.2013.36

M3 - Conference contribution

AN - SCOPUS:84880706371

SN - 9780769549767

T3 - Proceedings of The International Symposium on Multiple-Valued Logic

SP - 164

EP - 169

BT - Proceedings - 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, ISMVL 2013

T2 - 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, ISMVL 2013

Y2 - 22 May 2013 through 24 May 2013

ER -

Low-power multiple-valued source-coupled logic circuits using dual-supply voltages for a reconfigurable VLSI

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this