TY - GEN
T1 - Low phase noise ku-band PLL-IC with -104.5dBc/Hz at 10kHz offset using SiGe HBT ECL PFD
AU - Tsutsumi, Koji
AU - Komaki, Masahiko
AU - Shimozawa, Mitsuhiro
AU - Suematsu, Noriharu
PY - 2009/12/1
Y1 - 2009/12/1
N2 - This paper describes one of the lowest phase noise Ku-band PLL-IC below 10kHz offset region using 0.18μm SiGe-BiCMOS process. Since the phase frequency detector (PFD) generates the major portion of phase noise of total PLL in low offset frequency region, SiGe HBT emitter coupled logic (ECL) circuit is employed to reduce 1/f noise of the PFD. The fabricated PLL-IC achieves in-band phase noise of -104.5dBc/Hz at 10 kHz offset in Ku-band. The calculated FOM (Figure of Merit) of -227.7dBc/Hz2 is the lowest value among the reported PLL-ICs at 10 kHz offset.
AB - This paper describes one of the lowest phase noise Ku-band PLL-IC below 10kHz offset region using 0.18μm SiGe-BiCMOS process. Since the phase frequency detector (PFD) generates the major portion of phase noise of total PLL in low offset frequency region, SiGe HBT emitter coupled logic (ECL) circuit is employed to reduce 1/f noise of the PFD. The fabricated PLL-IC achieves in-band phase noise of -104.5dBc/Hz at 10 kHz offset in Ku-band. The calculated FOM (Figure of Merit) of -227.7dBc/Hz2 is the lowest value among the reported PLL-ICs at 10 kHz offset.
KW - 1/f noise
KW - Emitter coupled logic
KW - Flicker noise
KW - Phase frequency detector
KW - Phase locked loop
UR - http://www.scopus.com/inward/record.url?scp=77950653457&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=77950653457&partnerID=8YFLogxK
U2 - 10.1109/APMC.2009.5384526
DO - 10.1109/APMC.2009.5384526
M3 - Conference contribution
AN - SCOPUS:77950653457
SN - 9781424428021
T3 - APMC 2009 - Asia Pacific Microwave Conference 2009
SP - 373
EP - 376
BT - APMC 2009 - Asia Pacific Microwave Conference 2009
T2 - Asia Pacific Microwave Conference 2009, APMC 2009
Y2 - 7 December 2009 through 10 December 2009
ER -