Latchup Performance of Retrograde and Conventional n-Well CMOS Technologies

Alan G. Lewis; Russel A. Martin; Tiao Yuan Huang; John Y. Chen; Mitsumasa Koyanagi

doi:10.1109/T-ED.1987.23211

Latchup Performance of Retrograde and Conventional n-Well CMOS Technologies

Alan G. Lewis, Russel A. Martin, Tiao Yuan Huang, John Y. Chen, Mitsumasa Koyanagi

Research output: Contribution to journal › Article › peer-review

42 Citations (Scopus)

Abstract

The static and transient latchup performance of conventional and retrograde n-well CMOS technologies is compared. The retrograde n-well structures are shown to have superior latchup immunity, due primarily to the reduced n-well sheet resistance and the greater tolerance to thin p on p+ epitaxial material.

Original language	English
Pages (from-to)	2156-2164
Number of pages	9
Journal	IEEE Transactions on Electron Devices
Volume	34
Issue number	10
DOIs	https://doi.org/10.1109/T-ED.1987.23211
Publication status	Published - 1987 Oct
Externally published	Yes

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/T-ED.1987.23211

Cite this

@article{d08a98620b6f4f4dbada50440bc9fa03,

title = "Latchup Performance of Retrograde and Conventional n-Well CMOS Technologies",

abstract = "The static and transient latchup performance of conventional and retrograde n-well CMOS technologies is compared. The retrograde n-well structures are shown to have superior latchup immunity, due primarily to the reduced n-well sheet resistance and the greater tolerance to thin p on p+ epitaxial material.",

author = "Lewis, {Alan G.} and Martin, {Russel A.} and Huang, {Tiao Yuan} and Chen, {John Y.} and Mitsumasa Koyanagi",

year = "1987",

month = oct,

doi = "10.1109/T-ED.1987.23211",

language = "English",

volume = "34",

pages = "2156--2164",

journal = "IEEE Transactions on Electron Devices",

issn = "0018-9383",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "10",

}

TY - JOUR

T1 - Latchup Performance of Retrograde and Conventional n-Well CMOS Technologies

AU - Lewis, Alan G.

AU - Martin, Russel A.

AU - Huang, Tiao Yuan

AU - Chen, John Y.

AU - Koyanagi, Mitsumasa

PY - 1987/10

Y1 - 1987/10

N2 - The static and transient latchup performance of conventional and retrograde n-well CMOS technologies is compared. The retrograde n-well structures are shown to have superior latchup immunity, due primarily to the reduced n-well sheet resistance and the greater tolerance to thin p on p+ epitaxial material.

AB - The static and transient latchup performance of conventional and retrograde n-well CMOS technologies is compared. The retrograde n-well structures are shown to have superior latchup immunity, due primarily to the reduced n-well sheet resistance and the greater tolerance to thin p on p+ epitaxial material.

UR - http://www.scopus.com/inward/record.url?scp=0023435530&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023435530&partnerID=8YFLogxK

U2 - 10.1109/T-ED.1987.23211

DO - 10.1109/T-ED.1987.23211

M3 - Article

AN - SCOPUS:0023435530

VL - 34

SP - 2156

EP - 2164

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 10

ER -

Latchup Performance of Retrograde and Conventional n-Well CMOS Technologies

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this