InGaAs enhancement-mode MISFETs using double-layer gate insulator

K. Ishii, T. Sawada, H. Ohno, H. Hasegawa

Research output: Contribution to journalArticlepeer-review

8 Citations (Scopus)

Abstract

In this letter we describe the fabrication of enhancementmode MISFETs on InGaAs grown by liquid-phase epitaxy (LPE) using an anodic Al2O3/anodic native oxide double layer as a gate insulator. The normally-off device of 10 µm gate length shows the effective channel mobility of 1400 cm2/Vs. The interface state density distribution of this double-layer MIS of InGaAs is also reported. The density of 2 × 101 3 cm-2 eV-1 at Ec−0·057 eV and the minimum of 8 × 1011 cm-2 eV-1 near midgap are measured from C/V characteristics.

Original languageEnglish
Pages (from-to)1034-1036
Number of pages3
JournalElectronics Letters
Volume18
Issue number24
DOIs
Publication statusPublished - 1982 Nov 25
Externally publishedYes

Keywords

  • Fieldeffect transistors
  • InGaAs ternary alloy
  • Semiconductor devices and materials

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'InGaAs enhancement-mode MISFETs using double-layer gate insulator'. Together they form a unique fingerprint.

Cite this