Implementation of phase-mode arithmetic elements for parallel signal processing

Takeshi Onomi, Yohei Horima, Masayuki Kobori, Itsuhei Shimizu, Koji Nakajima

Research output: Contribution to journalConference articlepeer-review

3 Citations (Scopus)


We report the preliminary designs and the experimental results of high-speed digital processing elements based on phase-mode logic circuits. The core cell of these elements is a bit-serial adder cell consisting of the ICF gate which is the basic gate of phase-mode logic. Our main target is the application of the logic circuits to Digital Signal Processing. The basic arithmetic operations of DSP are a multiplication and an addition. Basic concept of the phase-mode pipelined parallel multiplier has been proposed previously. We design a 2 × 2 AND array block and a 2-bit ripple-carry adder for the primitive parallel pipelined multiplier and also a 2-bit subtractor with a pipelined structure. These processing elements have been fabricated using NEC standard 2.5 kA/cm2 Nb/AlOx/Nb process. The low-speed test results of these elements show correct operations. Numerical simulations show that a carry save adder (a 2-bit ripple carry adder) can operate over 10 GHz. We also discuss the prospects of large-scale SFQ DSP based on Nb junction technology.

Original languageEnglish
Pages (from-to)583-586
Number of pages4
JournalIEEE Transactions on Applied Superconductivity
Issue number2 I
Publication statusPublished - 2003 Jun
Externally publishedYes
Event2002 Applied Superconductivity Conference - Houston, TX, United States
Duration: 2002 Aug 42002 Aug 9


  • Logic circuit
  • Phase mode
  • Signal processing
  • Single flux quantum
  • Superconductive device

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering


Dive into the research topics of 'Implementation of phase-mode arithmetic elements for parallel signal processing'. Together they form a unique fingerprint.

Cite this