Implementation of high-speed single flux-quantum Up/Down counter for the neural computation using stochastic logic

Takeshi Onomi, Taizo Kondo, Koji Nakajima

Research output: Contribution to journalArticlepeer-review

6 Citations (Scopus)

Abstract

We report a design and an experimental result of an SFQ up/down counter for neural computation using stochastic logic. Neural computation using stochastic logic must accumulate the pulses in order to generate the membrane potential of a neuron. A high-speed up/down counter is necessary to achieve high-speed operation. The proposed up/down counter has two operation phases which are the accumulation of signals and the access of accumulation result. Even if the number of bit increases, the operation speed of the accumulation does not decrease in this method. A 4-bit up/down counter is fabricated using niobium-trilayer standard process and successfully demonstrated. The numerical simulation shows that the up/down counter can operate up to 70 GHz with an enough bias margin in the accumulation phase.

Original languageEnglish
Article number5153039
Pages (from-to)626-629
Number of pages4
JournalIEEE Transactions on Applied Superconductivity
Volume19
Issue number3
DOIs
Publication statusPublished - 2009 Jun 1

Keywords

  • Josephson logic
  • Neural network hardware
  • Single flux-quantum
  • Stochastic logic

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Implementation of high-speed single flux-quantum Up/Down counter for the neural computation using stochastic logic'. Together they form a unique fingerprint.

Cite this