Highly-Parallel FPGA Accelerator for Simulated Quantum Annealing

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Abstract

Quantum annealing (QA) is a method to find the global optimum of a combinatorial optimization problem by using quantum fluctuations. Quantum annealers such as D-wave are efficient to solve small problems with less than 2048 variables. Simulated quantum annealing on digital computers allows us to solve large real-world problems. However, the processing time increases exponentially with the number of variables. This paper proposes a highly-parallel accelerator for simulated quantum annealing exploiting spatial and temporal parallelism. The accelerator is implemented using "open computing language (OpenCL)" on FPGA. For 8,192 spin models, we achieve 145 times speed using 32 Trotters in one FPGA and 290 times speed-up using 64 Trotters in two FPGAs, compared to single-core CPU implementation.

Original languageEnglish
JournalIEEE Transactions on Emerging Topics in Computing
DOIs
Publication statusAccepted/In press - 2019 Jan 1

Keywords

  • high performance computing
  • multi-FPGA acceleration
  • OpenCL for FPGA
  • optimization problems
  • Simulated quantum annealing

ASJC Scopus subject areas

  • Computer Science (miscellaneous)
  • Information Systems
  • Human-Computer Interaction
  • Computer Science Applications

Fingerprint Dive into the research topics of 'Highly-Parallel FPGA Accelerator for Simulated Quantum Annealing'. Together they form a unique fingerprint.

Cite this