High-speed timing verification scheme using delay tables for a large-scaled multiple-valued current-mode circuit

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fingerprint

Dive into the research topics of 'High-speed timing verification scheme using delay tables for a large-scaled multiple-valued current-mode circuit'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science