High sampling rate 1 GS/s current mode pipeline ADC in 90 nm Si-CMOS process

Shoichi Tanifuji, Kei Ando, Tuan Thanh Ta, Suguru Kameda, Noriharu Suematsu, Tadashi Takagi, Kazuo Tsubouchi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

We verifid possibility of high sampling rate and lower power consumption current mode ADC that focused on the most high-speed operation for millimeter-wave broad-band wireless terminal such as wireless personal area network (WPAN). A 5 bit 1 giga-samples-per-second (GS/s) current mode pipeline ADC has been designed and fabricated in 90 nm Si complementary metal oxide semiconductor (CMOS) process. The fabricated ADC has no miscode and increases monotonically. In addition, differential non linearity (DNL) is less than 1.0 and integral non linearity (INL) is less than 1.25, power consumption is 52.8mW on 1 GS/s.

Original languageEnglish
Title of host publication2011 IEEE MTT-S International Microwave Workshop Series on Intelligent Radio for Future Personal Terminals, IMWS-IRFPT 2011
DOIs
Publication statusPublished - 2011 Oct 18
Event2011 IEEE MTT-S International Microwave Workshop Series on Intelligent Radio for Future Personal Terminals, IMWS-IRFPT 2011 - Daejeon, Korea, Republic of
Duration: 2011 Aug 242011 Aug 25

Other

Other2011 IEEE MTT-S International Microwave Workshop Series on Intelligent Radio for Future Personal Terminals, IMWS-IRFPT 2011
CountryKorea, Republic of
CityDaejeon
Period11/8/2411/8/25

Keywords

  • ADC
  • Current Mode
  • Heterogeneous
  • Pipeline
  • Si-CMOS

ASJC Scopus subject areas

  • Artificial Intelligence
  • Computer Networks and Communications

Fingerprint Dive into the research topics of 'High sampling rate 1 GS/s current mode pipeline ADC in 90 nm Si-CMOS process'. Together they form a unique fingerprint.

  • Cite this

    Tanifuji, S., Ando, K., Ta, T. T., Kameda, S., Suematsu, N., Takagi, T., & Tsubouchi, K. (2011). High sampling rate 1 GS/s current mode pipeline ADC in 90 nm Si-CMOS process. In 2011 IEEE MTT-S International Microwave Workshop Series on Intelligent Radio for Future Personal Terminals, IMWS-IRFPT 2011 [6027168] https://doi.org/10.1109/IMWS2.2011.6027168