High-performance multiple-valued radix-2 signed-digit multiplier and its application

Shoji Kawahito, Michitaka Kameyama, Tatsuo Higuchi

Research output: Contribution to conferencePaperpeer-review

3 Citations (Scopus)


The authors describe a high-speed compact radix-2 SD (signed digit) multiplier using multiple-valued current-mode logic circuits. A novel tree structure for the SD multiplier that uses four-input addition of partial products is proposed. The current-mode wired summation can be fully used for the structure, so that the number of full adders and interconnections can be drastically reduced. The implemented results of a prototype adder chip as the basic module are shown. Finally, an application to highly parallel vector inner product processing is discussed.

Original languageEnglish
Number of pages2
Publication statusPublished - 1989 Dec 1
EventSymposium on VLSI Circuits 1989 - Kyoto, Japan
Duration: 1989 May 251989 May 27


OtherSymposium on VLSI Circuits 1989
CityKyoto, Japan

ASJC Scopus subject areas

  • Engineering(all)


Dive into the research topics of 'High-performance multiple-valued radix-2 signed-digit multiplier and its application'. Together they form a unique fingerprint.

Cite this