Graph-based individual representation for evolutionary synthesis of arithmetic circuits

Naofumi Homma, Takafumi Aoki, Tatsuo Higuchi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a graph-based evolutionary optimization technique, called evolutionary graph generation (EGG), to synthesize arithmetic circuits. The potential capability of EGG has been investigated through an experiment of synthesizing fast constant-coefficient multipliers.

Original languageEnglish
Title of host publicationProceedings of the 2002 Congress on Evolutionary Computation, CEC 2002
PublisherIEEE Computer Society
Pages1492-1497
Number of pages6
ISBN (Print)0780372824, 9780780372825
DOIs
Publication statusPublished - 2002 Jan 1
Event2002 Congress on Evolutionary Computation, CEC 2002 - Honolulu, HI, United States
Duration: 2002 May 122002 May 17

Publication series

NameProceedings of the 2002 Congress on Evolutionary Computation, CEC 2002
Volume2

Other

Other2002 Congress on Evolutionary Computation, CEC 2002
Country/TerritoryUnited States
CityHonolulu, HI
Period02/5/1202/5/17

ASJC Scopus subject areas

  • Software

Fingerprint

Dive into the research topics of 'Graph-based individual representation for evolutionary synthesis of arithmetic circuits'. Together they form a unique fingerprint.

Cite this