GA-based design of multiplierless 2-D digital filters with very low roundoff noise

Young Ho Lee, Masayuki Kawamata, Tatsuo Higuchi

Research output: Contribution to conferencePaperpeer-review

Abstract

This paper presents a new design method for multiplierless 2-D state-space digital filters (SSDFs). In order to eliminate multipliers in the hardware implementation, the resulting multiplierless 2-D SSDFs are designed under the constraint that all coefficients are represented by the sum of two powers-of-two terms. Thus they are attractive for low cost implementation and high-speed operation, since the signal in the filters can be processed by fewer shifting operations and additions instead of multiplications. Because of having very low roundoff noise, they can also perform highly accurate 2-D digital filtering. Here a combinatorial optimization procedure called genetic algorithm has been used to determine the coefficients. The effectiveness of the proposed method is demonstrated with a design example.

Original languageEnglish
Pages223-226
Number of pages4
Publication statusPublished - 1996 Dec 1
EventProceedings of the 1996 IEEE Asia Pacific Conference on Circuits and Systems - Seoul, South Korea
Duration: 1996 Nov 181996 Nov 21

Other

OtherProceedings of the 1996 IEEE Asia Pacific Conference on Circuits and Systems
CitySeoul, South Korea
Period96/11/1896/11/21

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'GA-based design of multiplierless 2-D digital filters with very low roundoff noise'. Together they form a unique fingerprint.

Cite this