Fully source-coupled logic based multiple-valued VLSI

Tsukasa Ike, Takahiro Hanyu, Michitaka Kameyama

Research output: Contribution to journalConference articlepeer-review

42 Citations (Scopus)


A novel source-coupled logic (SCL) style using multiple-valued signals, called multiple-valued source-coupled logic (MVSCL), which operates with an input voltage swing of about 0.3V, is proposed for high-speed and low-power VLSI systems. A multiple-valued comparator, which is a key component, is realized by using differential-pair circuits (DPCs), so that its power dissipation can be greatly reduced while maintaining high-speed switching. Moreover, the current-source control allows steady current flow to cut off when the circuit is not active, thereby saving power dissipation. A 54×54-bit signed-digit multiplier based on MVSCL is designed in a 0.35-μm CMOS technology, and its performance is superior to both corresponding binary static CMOS and multiple-valued current-mode (MVCM) implementation.

Original languageEnglish
Pages (from-to)270-275
Number of pages6
JournalProceedings of The International Symposium on Multiple-Valued Logic
Publication statusPublished - 2002 Jan 1
Event32nd IEEE International Symposium on Multiple-Valued Logic - Boston, MA, United States
Duration: 2002 May 152002 May 18

ASJC Scopus subject areas

  • Computer Science(all)
  • Mathematics(all)


Dive into the research topics of 'Fully source-coupled logic based multiple-valued VLSI'. Together they form a unique fingerprint.

Cite this