FPGA implementation of a stereo matching processor based on window-parallel-and-pixel-parallel architecture

Masanori Hariyama, Yasuhiro Kobayashi, Haruka Sasaki, Michitaka Kameyama

Research output: Contribution to journalArticlepeer-review

18 Citations (Scopus)


This paper presents a processor architecture for high-speed and reliable stereo matching based on adaptive window-size control of SAD (Sum of Absolute Differences) computation. To reduce its computational complexity, SADs are computed using images divided into non-overlapping regions, and the matching result is iteratively refined by reducing a window size. Window-parallel-and- pixel-parallel architecture is also proposed to achieve to fully exploit the potential parallelism of the algorithm. The architecture also reduces the complexity of an interconnection network between memory and functional units based on the regularity of reference pixels. The stereo matching processor is implemented on an FPGA. Its performance is 80 times higher than that of a microprocessor (Pentium4@2GHz), and is enough to generate a 3-D depth image at the video rate of 33 MHz.

Original languageEnglish
Pages (from-to)3516-3521
Number of pages6
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Issue number12
Publication statusPublished - 2005 Dec


  • Allocation
  • FPGA
  • Scheduling
  • Stereo vision

ASJC Scopus subject areas

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'FPGA implementation of a stereo matching processor based on window-parallel-and-pixel-parallel architecture'. Together they form a unique fingerprint.

Cite this