Formal design of arithmetic circuits over galois fields based on normal basis representations

Kotaro Okamoto, Naofumi Homma, Takafumi Aoki

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper presents a graph-based approach to designing arithmetic circuits over Galois fields (GFs) using normal basis representations. The proposed method is based on a graph-based circuit description called Galois-field Arithmetic Circuit Graph (GF-ACG). First, we extend GF-ACG representation to describe GFs defined by normal basis in addition to polynomial basis. We then apply the extended design method to Massey-Omura parallel multipliers which are well known as typical multipliers based on normal basis. We present the formal description of the multipliers in a hierarchical manner and show that the verification time can be greatly reduced in comparison with those of the conventional techniques. In addition, we design GF exponentiation circuits consisting of the Massey-Omura parallel multipliers and an inversion circuit over composite field GF(((22)2)2) in order to demonstrate the advantages of normal-basis circuits over polynomial-basis ones.

Original languageEnglish
Pages (from-to)2270-2277
Number of pages8
JournalIEICE Transactions on Information and Systems
VolumeE97-D
Issue number9
DOIs
Publication statusPublished - 2014 Sep

Keywords

  • Arithmetic circuits
  • Computer algebra
  • Formal verification
  • Normal basis

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence

Fingerprint Dive into the research topics of 'Formal design of arithmetic circuits over galois fields based on normal basis representations'. Together they form a unique fingerprint.

  • Cite this