Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions

Shoun Matsunaga; Jun Hayakawa; Shoji Ikeda; Katsuya Miura; Haruhiro Hasegawa; Tetsuo Endoh; Hideo Ohno; Takahiro Hanyu

doi:10.1143/APEX.1.091301

Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions

Shoun Matsunaga, Jun Hayakawa, Shoji Ikeda, Katsuya Miura, Haruhiro Hasegawa, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu

Research output: Contribution to journal › Article › peer-review

225 Citations (Scopus)

Abstract

Nonvolatile logic-in-memory architecture, where nonvolatile memory elements are distributed over a logic-circuit plane, is expected to realize both ultra-low-power and reduced interconnection delay. We have fabricated a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions (MTJs) in combination with metal oxide semiconductor (MOS) transistors. Magnesium oxide (MgO) barrier MTJs are used to take advantage of their high tunnel magneto-resistance (TMR) ratio and spin-injection write capability. The MOS transistors are fabricated using a 0.18 μm complementary metal oxide semiconductor (CMOS) process. The basic operation of the full adder is confirmed.

Original language	English
Pages (from-to)	913011-913013
Number of pages	3
Journal	Applied Physics Express
Volume	1
Issue number	9
DOIs	https://doi.org/10.1143/APEX.1.091301
Publication status	Published - 2008 Sep 1

ASJC Scopus subject areas

Engineering(all)
Physics and Astronomy(all)

Access to Document

10.1143/APEX.1.091301

Fingerprint Dive into the research topics of 'Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions'. Together they form a unique fingerprint.

Cite this

Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions. / Matsunaga, Shoun; Hayakawa, Jun; Ikeda, Shoji; Miura, Katsuya; Hasegawa, Haruhiro; Endoh, Tetsuo ; Ohno, Hideo ; Hanyu, Takahiro.

In: Applied Physics Express, Vol. 1, No. 9, 01.09.2008, p. 913011-913013.

Research output: Contribution to journal › Article › peer-review

@article{720c3e0edeff429d9d910ee0ab18abc1,

title = "Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions",

abstract = "Nonvolatile logic-in-memory architecture, where nonvolatile memory elements are distributed over a logic-circuit plane, is expected to realize both ultra-low-power and reduced interconnection delay. We have fabricated a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions (MTJs) in combination with metal oxide semiconductor (MOS) transistors. Magnesium oxide (MgO) barrier MTJs are used to take advantage of their high tunnel magneto-resistance (TMR) ratio and spin-injection write capability. The MOS transistors are fabricated using a 0.18 μm complementary metal oxide semiconductor (CMOS) process. The basic operation of the full adder is confirmed.",

author = "Shoun Matsunaga and Jun Hayakawa and Shoji Ikeda and Katsuya Miura and Haruhiro Hasegawa and Tetsuo Endoh and Hideo Ohno and Takahiro Hanyu",

year = "2008",

month = sep,

day = "1",

doi = "10.1143/APEX.1.091301",

language = "English",

volume = "1",

pages = "913011--913013",

journal = "Applied Physics Express",

issn = "1882-0778",

publisher = "Japan Society of Applied Physics",

number = "9",

}

TY - JOUR

T1 - Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions

AU - Matsunaga, Shoun

AU - Hayakawa, Jun

AU - Ikeda, Shoji

AU - Miura, Katsuya

AU - Hasegawa, Haruhiro

AU - Endoh, Tetsuo

AU - Ohno, Hideo

AU - Hanyu, Takahiro

PY - 2008/9/1

Y1 - 2008/9/1

N2 - Nonvolatile logic-in-memory architecture, where nonvolatile memory elements are distributed over a logic-circuit plane, is expected to realize both ultra-low-power and reduced interconnection delay. We have fabricated a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions (MTJs) in combination with metal oxide semiconductor (MOS) transistors. Magnesium oxide (MgO) barrier MTJs are used to take advantage of their high tunnel magneto-resistance (TMR) ratio and spin-injection write capability. The MOS transistors are fabricated using a 0.18 μm complementary metal oxide semiconductor (CMOS) process. The basic operation of the full adder is confirmed.

AB - Nonvolatile logic-in-memory architecture, where nonvolatile memory elements are distributed over a logic-circuit plane, is expected to realize both ultra-low-power and reduced interconnection delay. We have fabricated a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions (MTJs) in combination with metal oxide semiconductor (MOS) transistors. Magnesium oxide (MgO) barrier MTJs are used to take advantage of their high tunnel magneto-resistance (TMR) ratio and spin-injection write capability. The MOS transistors are fabricated using a 0.18 μm complementary metal oxide semiconductor (CMOS) process. The basic operation of the full adder is confirmed.

UR - http://www.scopus.com/inward/record.url?scp=57649087959&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=57649087959&partnerID=8YFLogxK

U2 - 10.1143/APEX.1.091301

DO - 10.1143/APEX.1.091301

M3 - Article

AN - SCOPUS:57649087959

VL - 1

SP - 913011

EP - 913013

JO - Applied Physics Express

JF - Applied Physics Express

SN - 1882-0778

IS - 9

ER -

Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Cite this