Fabrication and characterization of NOR-type tri-gate flash memory with improved inter-poly dielectric layer by rapid thermal oxidation

Takahiro Kamei, Yongxun Liu, Takashi Matsukawa, Kazuhiko Endo, Shinichi O'Uchi, Junichi Tsukada, Hiromi Yamauchi, Yuki Ishikawa, Tetsuro Hayashida, Kunihiro Sakamoto, Atsushi Ogura, Meishoku Masahara

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

Floating-gate (FG)-type tri-gate flash memories with an improved inter-poly dielectric (IPD) layer have been successfully fabricated by introducing a newly developed rapid thermal oxidation (RTO) process, and their NOR-mode operation including threshold voltage (V t) variations before and after one program/erase (P/E) cycle have been systematically investigated. It was experimentally confirmed that the gate breakdown voltage (BV g) is greatly increased from 12 to 19 V by introducing the RTO process thanks to the high quality and thin thermal silicon dioxide (SiO 2) formation on the FG surface and etched edge regions, which effectively blocks the leakage pass of the IPD layer. A source-drain (SD) breakdown voltage (BVDS) as high as 4.5 V was obtained even when the gate length (L g) was as small as 117 nm. It was also experimentally confirmed that the memory window increases with increasing gate voltage (V g) in NOR-mode programming thanks to the increased efficiency of channel hot electron (CHE) injection. The developed tri-gate flash memory with improved IPD layer is useful for the further scaling of NOR-type flash memory.

Original languageEnglish
Article number06FE19
JournalJapanese journal of applied physics
Volume51
Issue number6 PART 2
DOIs
Publication statusPublished - 2012 Jun 1
Externally publishedYes

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

Fingerprint Dive into the research topics of 'Fabrication and characterization of NOR-type tri-gate flash memory with improved inter-poly dielectric layer by rapid thermal oxidation'. Together they form a unique fingerprint.

  • Cite this

    Kamei, T., Liu, Y., Matsukawa, T., Endo, K., O'Uchi, S., Tsukada, J., Yamauchi, H., Ishikawa, Y., Hayashida, T., Sakamoto, K., Ogura, A., & Masahara, M. (2012). Fabrication and characterization of NOR-type tri-gate flash memory with improved inter-poly dielectric layer by rapid thermal oxidation. Japanese journal of applied physics, 51(6 PART 2), [06FE19]. https://doi.org/10.1143/JJAP.51.06FE19