Evolutionary graph generation system and its application to bit-serial arithmetic circuit synthesis

Makoto Motegi, Naofumi Homma, Takafumi Aoki, Tatsuo Higuchi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This paper presents an efficient graph-based evolutionary optimization technique called Evolutionary Graph Generation (EGG), and its application to the design of bit-serial arithmetic circuits, which frequently appear in real-time DSP architectures. The potential of the proposed approach is examined through experimental synthesis of bitserial constant-coefficient multipliers. A new version of the EGG system can generate the optimal bit-serial multipliers of 8-bit coefficients with a 100% success rate in 15 minutes on an average.

Original languageEnglish
Title of host publicationParallel Problem Solving from Nature - PPSN 2002 - 7th International Conference, Proceedings
EditorsJuan Julian Merelo Guervos, Panagiotis Adamidis, Hans-Georg Beyer, Hans-Paul Schwefel, Jose-Luis Fernandez-Villacanas
PublisherSpringer Verlag
Pages831-840
Number of pages10
ISBN (Print)3540441395
DOIs
Publication statusPublished - 2002
Event7th International Conference on Parallel Problem Solving from Nature, PPSN 2002 - Granada, Spain
Duration: 2002 Sep 72002 Sep 11

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume2439
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

Other7th International Conference on Parallel Problem Solving from Nature, PPSN 2002
CountrySpain
CityGranada
Period02/9/702/9/11

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Computer Science(all)

Fingerprint Dive into the research topics of 'Evolutionary graph generation system and its application to bit-serial arithmetic circuit synthesis'. Together they form a unique fingerprint.

  • Cite this

    Motegi, M., Homma, N., Aoki, T., & Higuchi, T. (2002). Evolutionary graph generation system and its application to bit-serial arithmetic circuit synthesis. In J. J. M. Guervos, P. Adamidis, H-G. Beyer, H-P. Schwefel, & J-L. Fernandez-Villacanas (Eds.), Parallel Problem Solving from Nature - PPSN 2002 - 7th International Conference, Proceedings (pp. 831-840). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 2439). Springer Verlag. https://doi.org/10.1007/3-540-45712-7_80