Evaluation of interconnect-complexity-aware low-power VLSI design using multiple supply and threshold voltages

Research output: Contribution to journalArticle

Abstract

This paper presents a high-level synthesis approach to minimize the total power consumption in behavioral synthesis under time and area constraints. The proposed method has two stages, functional unit (FU) energy optimization and interconnect energy optimization. In the first stage, active and inactive energies of the FUs are optimized using a multiple supply and threshold voltage scheme. Genetic algorithm (GA) based simultaneous assignment of supply and threshold voltages and module selection is proposed. The proposed GA based searching method can be used in large size problems to find a near-optimal solution in a reasonable time. In the second stage, interconnects are simplified by increasing their sharing. This is done by exploiting similar data transfer patterns among FUs. The proposed method is evaluated for several benchmarks under 90 nm CMOS technology. The experimental results show that more than 40% of energy savings can be achieved by our proposed method.

Original languageEnglish
Pages (from-to)3596-3606
Number of pages11
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE91-A
Issue number12
DOIs
Publication statusPublished - 2008 Jan 1

Keywords

  • Genetic algorithm
  • High-level synthesis
  • Interconnection network
  • Low power

ASJC Scopus subject areas

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics

Fingerprint Dive into the research topics of 'Evaluation of interconnect-complexity-aware low-power VLSI design using multiple supply and threshold voltages'. Together they form a unique fingerprint.

  • Cite this