Embedded nonvolatile memory with STT-MRAMs and its application for nonvolatile brain-inspired VLSIs

Tetsuo Endoh

doi:10.1109/VLSI-TSA.2017.7942446

Embedded nonvolatile memory with STT-MRAMs and its application for nonvolatile brain-inspired VLSIs

Tetsuo Endoh

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)

Abstract

Recently in semiconductor memories such as embedded memories (SRAM, e-DRAM), main memories (DRAM) and storage memories (NAND memory), it is becoming difficult to meet the target performance only by scaling technologies. Especially for high speed embedded memories, the large power consumption brings more serious issues due to rapid increase in memory capacity under multi core MPUs, operation speed and leakage current of scaled CMOS. Moreover, the speed gap between each memory levels in addition to that between the operation speed of MPUs and that of embedded memories and main memories have expanded year by year.

Original language	English
Title of host publication	2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781509058051
DOIs	https://doi.org/10.1109/VLSI-TSA.2017.7942446
Publication status	Published - 2017 Jun 7
Externally published	Yes
Event	2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017 - Hsinchu, Taiwan, Province of China Duration: 2017 Apr 24 → 2017 Apr 27

Publication series

Name	2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017

Other

Other	2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017
Country/Territory	Taiwan, Province of China
City	Hsinchu
Period	17/4/24 → 17/4/27

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/VLSI-TSA.2017.7942446

Cite this

Endoh, T. (2017). Embedded nonvolatile memory with STT-MRAMs and its application for nonvolatile brain-inspired VLSIs. In 2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017 [7942446] (2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSI-TSA.2017.7942446

Embedded nonvolatile memory with STT-MRAMs and its application for nonvolatile brain-inspired VLSIs. / Endoh, Tetsuo.

2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017. Institute of Electrical and Electronics Engineers Inc., 2017. 7942446 (2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Endoh, T 2017, Embedded nonvolatile memory with STT-MRAMs and its application for nonvolatile brain-inspired VLSIs. in 2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017., 7942446, 2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017, Institute of Electrical and Electronics Engineers Inc., 2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017, Hsinchu, Taiwan, Province of China, 17/4/24. https://doi.org/10.1109/VLSI-TSA.2017.7942446

Endoh T. Embedded nonvolatile memory with STT-MRAMs and its application for nonvolatile brain-inspired VLSIs. In 2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017. Institute of Electrical and Electronics Engineers Inc. 2017. 7942446. (2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017). https://doi.org/10.1109/VLSI-TSA.2017.7942446

@inproceedings{9e619a33bf7d454692ff9e37e13d3d3e,

title = "Embedded nonvolatile memory with STT-MRAMs and its application for nonvolatile brain-inspired VLSIs",

abstract = "Recently in semiconductor memories such as embedded memories (SRAM, e-DRAM), main memories (DRAM) and storage memories (NAND memory), it is becoming difficult to meet the target performance only by scaling technologies. Especially for high speed embedded memories, the large power consumption brings more serious issues due to rapid increase in memory capacity under multi core MPUs, operation speed and leakage current of scaled CMOS. Moreover, the speed gap between each memory levels in addition to that between the operation speed of MPUs and that of embedded memories and main memories have expanded year by year.",

author = "Tetsuo Endoh",

year = "2017",

month = jun,

day = "7",

doi = "10.1109/VLSI-TSA.2017.7942446",

language = "English",

series = "2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017",

note = "2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017 ; Conference date: 24-04-2017 Through 27-04-2017",

}

TY - GEN

T1 - Embedded nonvolatile memory with STT-MRAMs and its application for nonvolatile brain-inspired VLSIs

AU - Endoh, Tetsuo

PY - 2017/6/7

Y1 - 2017/6/7

N2 - Recently in semiconductor memories such as embedded memories (SRAM, e-DRAM), main memories (DRAM) and storage memories (NAND memory), it is becoming difficult to meet the target performance only by scaling technologies. Especially for high speed embedded memories, the large power consumption brings more serious issues due to rapid increase in memory capacity under multi core MPUs, operation speed and leakage current of scaled CMOS. Moreover, the speed gap between each memory levels in addition to that between the operation speed of MPUs and that of embedded memories and main memories have expanded year by year.

AB - Recently in semiconductor memories such as embedded memories (SRAM, e-DRAM), main memories (DRAM) and storage memories (NAND memory), it is becoming difficult to meet the target performance only by scaling technologies. Especially for high speed embedded memories, the large power consumption brings more serious issues due to rapid increase in memory capacity under multi core MPUs, operation speed and leakage current of scaled CMOS. Moreover, the speed gap between each memory levels in addition to that between the operation speed of MPUs and that of embedded memories and main memories have expanded year by year.

UR - http://www.scopus.com/inward/record.url?scp=85023170703&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85023170703&partnerID=8YFLogxK

U2 - 10.1109/VLSI-TSA.2017.7942446

DO - 10.1109/VLSI-TSA.2017.7942446

M3 - Conference contribution

AN - SCOPUS:85023170703

T3 - 2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017

BT - 2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2017 International Symposium on VLSI Technology, Systems and Application, VLSI-TSA 2017

Y2 - 24 April 2017 through 27 April 2017

ER -

Embedded nonvolatile memory with STT-MRAMs and its application for nonvolatile brain-inspired VLSIs

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this