Development of a CAD tool for 3D-FPGAs

Naoto Miyamoto; Yohei Matsumoto; Hanpei Koike; Tadayuki Matsumura; Kenichi Osada; Yaoko Nakagawa; Tadahiro Ohmi

doi:10.1109/3DIC.2010.5751458

Development of a CAD tool for 3D-FPGAs

Naoto Miyamoto, Yohei Matsumoto, Hanpei Koike, Tadayuki Matsumura, Kenichi Osada, Yaoko Nakagawa, Tadahiro Ohmi

New Industry Creation Hatchery Center (NICHe)

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

6 Citations (Scopus)

Abstract

This paper presents a newly developed computer-aided design (CAD) tool for 3-dimensional field programmable gate arrays (3D-FPGAs). With this tool, primary inputs/outputs (I/Os) are packed in the configurable logic blocks (CLBs) and placed all over the 3D-FPGA. Moreover, rectangular parallelepiped confinement (RPC) and A-star (A*) search algorithms are applied to perform 3D routing, which is about 9.0 times faster than the one not introducing the algorithms, without degrading the routing quality.

Original language	English
Title of host publication	IEEE 3D System Integration Conference 2010, 3DIC 2010
DOIs	https://doi.org/10.1109/3DIC.2010.5751458
Publication status	Published - 2010 Dec 1
Event	2nd IEEE International 3D System Integration Conference, 3DIC 2010 - Munich, Germany Duration: 2010 Nov 16 → 2010 Nov 18

Publication series

Name	IEEE 3D System Integration Conference 2010, 3DIC 2010

Other

Other	2nd IEEE International 3D System Integration Conference, 3DIC 2010
Country	Germany
City	Munich
Period	10/11/16 → 10/11/18

ASJC Scopus subject areas

Control and Systems Engineering

Access to Document

10.1109/3DIC.2010.5751458

Fingerprint Dive into the research topics of 'Development of a CAD tool for 3D-FPGAs'. Together they form a unique fingerprint.

Cite this

Development of a CAD tool for 3D-FPGAs. / Miyamoto, Naoto; Matsumoto, Yohei; Koike, Hanpei; Matsumura, Tadayuki; Osada, Kenichi; Nakagawa, Yaoko; Ohmi, Tadahiro.

IEEE 3D System Integration Conference 2010, 3DIC 2010. 2010. 5751458 (IEEE 3D System Integration Conference 2010, 3DIC 2010).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Miyamoto, N, Matsumoto, Y, Koike, H, Matsumura, T, Osada, K, Nakagawa, Y & Ohmi, T 2010, Development of a CAD tool for 3D-FPGAs. in IEEE 3D System Integration Conference 2010, 3DIC 2010., 5751458, IEEE 3D System Integration Conference 2010, 3DIC 2010, 2nd IEEE International 3D System Integration Conference, 3DIC 2010, Munich, Germany, 10/11/16. https://doi.org/10.1109/3DIC.2010.5751458

@inproceedings{387d8f9e0d14435bbe5964bbf29b7bfa,

title = "Development of a CAD tool for 3D-FPGAs",

abstract = "This paper presents a newly developed computer-aided design (CAD) tool for 3-dimensional field programmable gate arrays (3D-FPGAs). With this tool, primary inputs/outputs (I/Os) are packed in the configurable logic blocks (CLBs) and placed all over the 3D-FPGA. Moreover, rectangular parallelepiped confinement (RPC) and A-star (A*) search algorithms are applied to perform 3D routing, which is about 9.0 times faster than the one not introducing the algorithms, without degrading the routing quality.",

author = "Naoto Miyamoto and Yohei Matsumoto and Hanpei Koike and Tadayuki Matsumura and Kenichi Osada and Yaoko Nakagawa and Tadahiro Ohmi",

year = "2010",

month = dec,

day = "1",

doi = "10.1109/3DIC.2010.5751458",

language = "English",

isbn = "9781457705274",

series = "IEEE 3D System Integration Conference 2010, 3DIC 2010",

booktitle = "IEEE 3D System Integration Conference 2010, 3DIC 2010",

note = "2nd IEEE International 3D System Integration Conference, 3DIC 2010 ; Conference date: 16-11-2010 Through 18-11-2010",

}

TY - GEN

T1 - Development of a CAD tool for 3D-FPGAs

AU - Miyamoto, Naoto

AU - Matsumoto, Yohei

AU - Koike, Hanpei

AU - Matsumura, Tadayuki

AU - Osada, Kenichi

AU - Nakagawa, Yaoko

AU - Ohmi, Tadahiro

PY - 2010/12/1

Y1 - 2010/12/1

N2 - This paper presents a newly developed computer-aided design (CAD) tool for 3-dimensional field programmable gate arrays (3D-FPGAs). With this tool, primary inputs/outputs (I/Os) are packed in the configurable logic blocks (CLBs) and placed all over the 3D-FPGA. Moreover, rectangular parallelepiped confinement (RPC) and A-star (A*) search algorithms are applied to perform 3D routing, which is about 9.0 times faster than the one not introducing the algorithms, without degrading the routing quality.

AB - This paper presents a newly developed computer-aided design (CAD) tool for 3-dimensional field programmable gate arrays (3D-FPGAs). With this tool, primary inputs/outputs (I/Os) are packed in the configurable logic blocks (CLBs) and placed all over the 3D-FPGA. Moreover, rectangular parallelepiped confinement (RPC) and A-star (A*) search algorithms are applied to perform 3D routing, which is about 9.0 times faster than the one not introducing the algorithms, without degrading the routing quality.

UR - http://www.scopus.com/inward/record.url?scp=79956010325&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79956010325&partnerID=8YFLogxK

U2 - 10.1109/3DIC.2010.5751458

DO - 10.1109/3DIC.2010.5751458

M3 - Conference contribution

AN - SCOPUS:79956010325

SN - 9781457705274

T3 - IEEE 3D System Integration Conference 2010, 3DIC 2010

BT - IEEE 3D System Integration Conference 2010, 3DIC 2010

T2 - 2nd IEEE International 3D System Integration Conference, 3DIC 2010

Y2 - 16 November 2010 through 18 November 2010

ER -