Design of an energy-efficient ternary current-mode intra-chip communication link for an asynchronous network-on-chip

Akira Mochizuki, Hirokatsu Shirahama, Yuma Watanabe, Takahiro Hanyu

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

An energy-efficient intra-chip communication link circuit with ternary current signaling is proposed for an asynchronous Networkon- Chip. The data signal encoded by an asynchronous three-state protocol is represented by a small-voltage-swing three-level intermediate signal, which results in the reduction of transition delay and achieving energyefficient data transfer. The three-level voltage is generated by using a combination of dynamically controlled current sources with feedback loop mechanism. Moreover, the proposed circuit contains a power-saving scheme where the dynamically controlled transistors also are utilized. By cutting off the current paths when the data transfer on the communication link is inactive, the power dissipation can be greatly reduced. It is demonstrated that the average data-transfer speed is about 1.5 times faster than that of a binary CMOS implementation using a 130nm CMOS technology at the supply voltage of 1.2V.

Original languageEnglish
Pages (from-to)2304-2311
Number of pages8
JournalIEICE Transactions on Information and Systems
VolumeE97-D
Issue number9
DOIs
Publication statusPublished - 2014 Sep

Keywords

  • Asynchronous communication link
  • Current-mode
  • Multiplevalued logic
  • Network-on-chip

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence

Fingerprint Dive into the research topics of 'Design of an energy-efficient ternary current-mode intra-chip communication link for an asynchronous network-on-chip'. Together they form a unique fingerprint.

  • Cite this