Design of a processing element based on quaternary differential logic for a multi-core SIMD processor

Hirokatsu Shirahama, Akira Mochizuki, Takahiro Hanyu, Masami Nakajima, Kazutami Arimoto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

19 Citations (Scopus)

Abstract

A high-speed, low-power and compact processing element (PE) using quaternary differential logic is proposed for a multi-core single-instruction multiple-data (SIMD) processor. A two-bit addition which is the critical path of the ALU is attributed to a one-digit quaternary addition that is directly performed by using multiple-valued currentmode (MVCM) differential logic circuitry. A one-digit quaternary flip-flop is also simply implemented by using the MVCM differential logic circuitry. The efficiency of the proposed quaternary PE is demonstrated using 0.18μm CMOS HSPICE simulation in comparison with a corresponding CMOS implementation.

Original languageEnglish
Title of host publication37th International Symposium on Multiple-Valued Logic, ISMVL 2007
DOIs
Publication statusPublished - 2007 Sep 3
Event37th International Symposium on Multiple-Valued Logic, ISMVL 2007 - Oslo, Norway
Duration: 2007 May 132007 May 16

Publication series

NameProceedings of The International Symposium on Multiple-Valued Logic
ISSN (Print)0195-623X

Other

Other37th International Symposium on Multiple-Valued Logic, ISMVL 2007
Country/TerritoryNorway
CityOslo
Period07/5/1307/5/16

ASJC Scopus subject areas

  • Computer Science(all)
  • Mathematics(all)

Fingerprint

Dive into the research topics of 'Design of a processing element based on quaternary differential logic for a multi-core SIMD processor'. Together they form a unique fingerprint.

Cite this