Design of a logic-in-memory multiple-valued reconfigurable VLSI based on a bit-serial packet data transfer scheme

Shintaro Harada, Xu Bai, Michitaka Kameyama, Yoshichika Fujioka

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Fingerprint

Dive into the research topics of 'Design of a logic-in-memory multiple-valued reconfigurable VLSI based on a bit-serial packet data transfer scheme'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science