A magnetic tunnel junction-based lookup table (LUT) circuit based on the fractured logic-in-memory structure, which can operate one multi-input LUT circuit as well as several LUT circuits with a smaller number of inputs with a compact circuitry, is proposed. Since a complex NMOS tree for performing a combinational logic function is separated from a read-current path, the resistance of the series-connected NMOS transistors is greatly reduced, which makes it possible to enhance the read margin and to reduce the circuit delay. The read margin can also be improved by increasing the gate widths of the NMOS transistors that are shared among several memory cells with a small area overhead. In fact, the read margin of the proposed six-input LUT circuits is 30.9% higher compared with that of a conventional circuitry. The circuit delay of the proposed 6-input LUT circuit is 69% smaller the that of the conventional circuitry.
ASJC Scopus subject areas
- Physics and Astronomy(all)