DESIGN OF A COMPLEMENTARY PASS GATE NETWORK FOR A MULTIPLE-VALUED LOGIC SYSTEM.

Kyu Ik Sohng; Michitaka Kameyama; Tatsuo Higuchi

DESIGN OF A COMPLEMENTARY PASS GATE NETWORK FOR A MULTIPLE-VALUED LOGIC SYSTEM.

Kyu Ik Sohng, Michitaka Kameyama, Tatsuo Higuchi

INF - Computer and Mathematical Sciences

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)

Abstract

A complementary pass gate (CP-gate) is proposed as a basic building block for a multiple-valued logic system. A CP-gate composed of two pass transistors and a down literal circuit realized with multiple-level ion implants has features of high density, low power dissipation, symmetry, and extensibility into an arbitrary multiple-valued logic system. An optimal network synthesis technique is also presented for a quaternary logic system with a minimized number of CP-gates.

Original language	English
Title of host publication	Proceedings of The International Symposium on Multiple-Valued Logic
Publisher	IEEE
Pages	142-149
Number of pages	8
ISBN (Print)	0818607750
Publication status	Published - 1987 Jan 1

Publication series

Name	Proceedings of The International Symposium on Multiple-Valued Logic
ISSN (Print)	0195-623X

ASJC Scopus subject areas

Computer Science(all)
Mathematics(all)

Fingerprint Dive into the research topics of 'DESIGN OF A COMPLEMENTARY PASS GATE NETWORK FOR A MULTIPLE-VALUED LOGIC SYSTEM.'. Together they form a unique fingerprint.

Cite this

DESIGN OF A COMPLEMENTARY PASS GATE NETWORK FOR A MULTIPLE-VALUED LOGIC SYSTEM. / Sohng, Kyu Ik; Kameyama, Michitaka; Higuchi, Tatsuo.

Proceedings of The International Symposium on Multiple-Valued Logic. IEEE, 1987. p. 142-149 (Proceedings of The International Symposium on Multiple-Valued Logic).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

@inproceedings{ef74532013b94ba4a3715a4a32970c1a,

title = "DESIGN OF A COMPLEMENTARY PASS GATE NETWORK FOR A MULTIPLE-VALUED LOGIC SYSTEM.",

abstract = "A complementary pass gate (CP-gate) is proposed as a basic building block for a multiple-valued logic system. A CP-gate composed of two pass transistors and a down literal circuit realized with multiple-level ion implants has features of high density, low power dissipation, symmetry, and extensibility into an arbitrary multiple-valued logic system. An optimal network synthesis technique is also presented for a quaternary logic system with a minimized number of CP-gates.",

author = "Sohng, {Kyu Ik} and Michitaka Kameyama and Tatsuo Higuchi",

year = "1987",

month = jan,

day = "1",

language = "English",

isbn = "0818607750",

series = "Proceedings of The International Symposium on Multiple-Valued Logic",

publisher = "IEEE",

pages = "142--149",

booktitle = "Proceedings of The International Symposium on Multiple-Valued Logic",

}

TY - GEN

T1 - DESIGN OF A COMPLEMENTARY PASS GATE NETWORK FOR A MULTIPLE-VALUED LOGIC SYSTEM.

AU - Sohng, Kyu Ik

AU - Kameyama, Michitaka

AU - Higuchi, Tatsuo

PY - 1987/1/1

Y1 - 1987/1/1

N2 - A complementary pass gate (CP-gate) is proposed as a basic building block for a multiple-valued logic system. A CP-gate composed of two pass transistors and a down literal circuit realized with multiple-level ion implants has features of high density, low power dissipation, symmetry, and extensibility into an arbitrary multiple-valued logic system. An optimal network synthesis technique is also presented for a quaternary logic system with a minimized number of CP-gates.

AB - A complementary pass gate (CP-gate) is proposed as a basic building block for a multiple-valued logic system. A CP-gate composed of two pass transistors and a down literal circuit realized with multiple-level ion implants has features of high density, low power dissipation, symmetry, and extensibility into an arbitrary multiple-valued logic system. An optimal network synthesis technique is also presented for a quaternary logic system with a minimized number of CP-gates.

UR - http://www.scopus.com/inward/record.url?scp=0023167197&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023167197&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0023167197

SN - 0818607750

T3 - Proceedings of The International Symposium on Multiple-Valued Logic

SP - 142

EP - 149

BT - Proceedings of The International Symposium on Multiple-Valued Logic

PB - IEEE

ER -

DESIGN OF A COMPLEMENTARY PASS GATE NETWORK FOR A MULTIPLE-VALUED LOGIC SYSTEM.

Abstract

Publication series

ASJC Scopus subject areas

Other files and links

Cite this