Design and performance of pseudo-spin-MOSFETs using nano-CMOS devices

Y. Shuto; S. Yamamoto; H. Sukegawa; Z. C. Wen; R. Nakane; S. Mitani; M. Tanaka; K. Inomata; S. Sugahara

doi:10.1109/IEDM.2012.6479131

Design and performance of pseudo-spin-MOSFETs using nano-CMOS devices

Y. Shuto, S. Yamamoto, H. Sukegawa, Z. C. Wen, R. Nakane, S. Mitani, M. Tanaka, K. Inomata, S. Sugahara

Center for Spintronics Research Network (CSRN)

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

10 Citations (Scopus)

Abstract

The design and performance of pseudo-spin-MOSFETs (PS-MOSFETs) using nano-CMOS devices were computationally investigated. The operations of a PS-MOSFET with current-induced magnetization switching were also experimentally demonstrated by the hybrid integration of a vendor-made MOSFET and our-developed spin-transfer-torque magnetic tunnel junction. The nonvolatile SRAM and delay flip-flop applications of PS-MOSFETs were also examined.

Original language	English
Title of host publication	2012 IEEE International Electron Devices Meeting, IEDM 2012
Pages	29.6.1-29.6.4
DOIs	https://doi.org/10.1109/IEDM.2012.6479131
Publication status	Published - 2012 Dec 1
Event	2012 IEEE International Electron Devices Meeting, IEDM 2012 - San Francisco, CA, United States Duration: 2012 Dec 10 → 2012 Dec 13

Publication series

Name	Technical Digest - International Electron Devices Meeting, IEDM
ISSN (Print)	0163-1918

Other

Other	2012 IEEE International Electron Devices Meeting, IEDM 2012
Country	United States
City	San Francisco, CA
Period	12/12/10 → 12/12/13

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Electrical and Electronic Engineering
Materials Chemistry

Access to Document

10.1109/IEDM.2012.6479131

Fingerprint Dive into the research topics of 'Design and performance of pseudo-spin-MOSFETs using nano-CMOS devices'. Together they form a unique fingerprint.

Cite this

Shuto, Y., Yamamoto, S., Sukegawa, H., Wen, Z. C., Nakane, R., Mitani, S., Tanaka, M., Inomata, K., & Sugahara, S. (2012). Design and performance of pseudo-spin-MOSFETs using nano-CMOS devices. In 2012 IEEE International Electron Devices Meeting, IEDM 2012 (pp. 29.6.1-29.6.4). [6479131] (Technical Digest - International Electron Devices Meeting, IEDM). https://doi.org/10.1109/IEDM.2012.6479131

Design and performance of pseudo-spin-MOSFETs using nano-CMOS devices. / Shuto, Y.; Yamamoto, S.; Sukegawa, H.; Wen, Z. C.; Nakane, R.; Mitani, S.; Tanaka, M.; Inomata, K.; Sugahara, S.

2012 IEEE International Electron Devices Meeting, IEDM 2012. 2012. p. 29.6.1-29.6.4 6479131 (Technical Digest - International Electron Devices Meeting, IEDM).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Shuto, Y, Yamamoto, S, Sukegawa, H, Wen, ZC, Nakane, R, Mitani, S, Tanaka, M, Inomata, K & Sugahara, S 2012, Design and performance of pseudo-spin-MOSFETs using nano-CMOS devices. in 2012 IEEE International Electron Devices Meeting, IEDM 2012., 6479131, Technical Digest - International Electron Devices Meeting, IEDM, pp. 29.6.1-29.6.4, 2012 IEEE International Electron Devices Meeting, IEDM 2012, San Francisco, CA, United States, 12/12/10. https://doi.org/10.1109/IEDM.2012.6479131

@inproceedings{3f3281374dfd4f99b46066e6409a7aae,

title = "Design and performance of pseudo-spin-MOSFETs using nano-CMOS devices",

abstract = "The design and performance of pseudo-spin-MOSFETs (PS-MOSFETs) using nano-CMOS devices were computationally investigated. The operations of a PS-MOSFET with current-induced magnetization switching were also experimentally demonstrated by the hybrid integration of a vendor-made MOSFET and our-developed spin-transfer-torque magnetic tunnel junction. The nonvolatile SRAM and delay flip-flop applications of PS-MOSFETs were also examined.",

author = "Y. Shuto and S. Yamamoto and H. Sukegawa and Wen, {Z. C.} and R. Nakane and S. Mitani and M. Tanaka and K. Inomata and S. Sugahara",

year = "2012",

month = dec,

day = "1",

doi = "10.1109/IEDM.2012.6479131",

language = "English",

isbn = "9781467348706",

series = "Technical Digest - International Electron Devices Meeting, IEDM",

pages = "29.6.1--29.6.4",

booktitle = "2012 IEEE International Electron Devices Meeting, IEDM 2012",

note = "2012 IEEE International Electron Devices Meeting, IEDM 2012 ; Conference date: 10-12-2012 Through 13-12-2012",

}

TY - GEN

T1 - Design and performance of pseudo-spin-MOSFETs using nano-CMOS devices

AU - Shuto, Y.

AU - Yamamoto, S.

AU - Sukegawa, H.

AU - Wen, Z. C.

AU - Nakane, R.

AU - Mitani, S.

AU - Tanaka, M.

AU - Inomata, K.

AU - Sugahara, S.

PY - 2012/12/1

Y1 - 2012/12/1

N2 - The design and performance of pseudo-spin-MOSFETs (PS-MOSFETs) using nano-CMOS devices were computationally investigated. The operations of a PS-MOSFET with current-induced magnetization switching were also experimentally demonstrated by the hybrid integration of a vendor-made MOSFET and our-developed spin-transfer-torque magnetic tunnel junction. The nonvolatile SRAM and delay flip-flop applications of PS-MOSFETs were also examined.

AB - The design and performance of pseudo-spin-MOSFETs (PS-MOSFETs) using nano-CMOS devices were computationally investigated. The operations of a PS-MOSFET with current-induced magnetization switching were also experimentally demonstrated by the hybrid integration of a vendor-made MOSFET and our-developed spin-transfer-torque magnetic tunnel junction. The nonvolatile SRAM and delay flip-flop applications of PS-MOSFETs were also examined.

UR - http://www.scopus.com/inward/record.url?scp=84876099996&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84876099996&partnerID=8YFLogxK

U2 - 10.1109/IEDM.2012.6479131

DO - 10.1109/IEDM.2012.6479131

M3 - Conference contribution

AN - SCOPUS:84876099996

SN - 9781467348706

T3 - Technical Digest - International Electron Devices Meeting, IEDM

SP - 29.6.1-29.6.4

BT - 2012 IEEE International Electron Devices Meeting, IEDM 2012

T2 - 2012 IEEE International Electron Devices Meeting, IEDM 2012

Y2 - 10 December 2012 through 13 December 2012

ER -