Design and Heavy-Ion Testing of MTJ/CMOS Hybrid LSIs for Space-Grade Soft-Error Reliability

K. Watanabe, T. Shimada, K. Hirose, H. Shindo, D. Kobayashi, T. Tanigawa, S. Ikeda, T. Shinada, H. Koike, T. Endoh, T. Makino, T. Ohshima

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We show our attempt to design space-grade low-power CMOS LSIs enhanced by magnetic tunnel junctions (MTJs). The validity is discussed by using high-energy heavy-ion experiments and macrospin simulations combined with single-event transient noise current modeling. Possible latent damage induced by heavy ions are also explored.

Original languageEnglish
Title of host publication2022 IEEE International Reliability Physics Symposium, IRPS 2022 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
PagesP541-P545
ISBN (Electronic)9781665479509
DOIs
Publication statusPublished - 2022
Event2022 IEEE International Reliability Physics Symposium, IRPS 2022 - Dallas, United States
Duration: 2022 Mar 272022 Mar 31

Publication series

NameIEEE International Reliability Physics Symposium Proceedings
Volume2022-March
ISSN (Print)1541-7026

Conference

Conference2022 IEEE International Reliability Physics Symposium, IRPS 2022
Country/TerritoryUnited States
CityDallas
Period22/3/2722/3/31

Keywords

  • STT-MRAM
  • heavy ion
  • soft-error tolerance
  • space

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint

Dive into the research topics of 'Design and Heavy-Ion Testing of MTJ/CMOS Hybrid LSIs for Space-Grade Soft-Error Reliability'. Together they form a unique fingerprint.

Cite this