Design and evaluation of a NULL-convention circuit based on dual-rail current-mode differential logic

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)

Abstract

A NULL-convention circuit based on dual-rail current-mode differential logic is proposed for a high-performance asynchronous VLSI. Since input/output signals are mapped to dual-rail current signals, the NULL-convention circuit can be directly implemented based on the dual-rail differential logic, which results in the reduction of the device counts. As a typical example, a NULL-convention logic based full adder using the proposed circuit is implemented by a 0.18 μm CMOS technology. Its delay, power dissipation and area are reduced to 61 percent, 60 percent and 62 percent, respectively, in comparison with those of a corresponding CMOS implementation.

Original languageEnglish
Pages (from-to)1575-1580
Number of pages6
JournalIEICE Transactions on Electronics
VolumeE89-C
Issue number11
DOIs
Publication statusPublished - 2006 Nov

Keywords

  • Asynchronous logic design
  • Delay insensitive
  • Differential-pair circuit
  • Self-timed circuit

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Design and evaluation of a NULL-convention circuit based on dual-rail current-mode differential logic'. Together they form a unique fingerprint.

Cite this