Design and analysis of high-speed and low power Si interposer for highperformance 3D stacked systems

Kanji Otsuka; Kanuku Ri; Mitsumasa Koyanagi

doi:10.1109/EDAPS.2013.6724448

Design and analysis of high-speed and low power Si interposer for highperformance 3D stacked systems

Kanji Otsuka, Kanuku Ri, Mitsumasa Koyanagi

New Industry Creation Hatchery Center (NICHe)

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

For IO interconnection, longer wiring induces larger signal delay and the driving power consumes proportionally the length of wiring. Therefore, high speed and low power IO design is definitely important for how to shorten wiring or to reduce power even relative longer wiring. Si interposer composed multi-chip (2.5D) provides more wiring space, however length of wiring would be longer than 3D-designed chip wiring. Thus, low-power IO system design must be required even in denser configuration. This paper is discussed from fundamental approach for reducing power of IO system.

Original language	English
Title of host publication	EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium
Pages	25-27
Number of pages	3
DOIs	https://doi.org/10.1109/EDAPS.2013.6724448
Publication status	Published - 2013 Dec 1
Event	2013 6th IEEE Electrical Design of Advanced Packaging Systems Symposium, EDAPS 2013 - Nara, Japan Duration: 2013 Dec 12 → 2013 Dec 15

Publication series

Name	EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium

Other

Other	2013 6th IEEE Electrical Design of Advanced Packaging Systems Symposium, EDAPS 2013
Country	Japan
City	Nara
Period	13/12/12 → 13/12/15

Keywords

IO circuit
IO for 2.5D-3D
high-speed IO

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/EDAPS.2013.6724448

Fingerprint Dive into the research topics of 'Design and analysis of high-speed and low power Si interposer for highperformance 3D stacked systems'. Together they form a unique fingerprint.

Cite this

Otsuka, K., Ri, K., & Koyanagi, M. (2013). Design and analysis of high-speed and low power Si interposer for highperformance 3D stacked systems. In EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium (pp. 25-27). [6724448] (EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium). https://doi.org/10.1109/EDAPS.2013.6724448

Design and analysis of high-speed and low power Si interposer for highperformance 3D stacked systems. / Otsuka, Kanji; Ri, Kanuku; Koyanagi, Mitsumasa.

EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium. 2013. p. 25-27 6724448 (EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Otsuka, K, Ri, K & Koyanagi, M 2013, Design and analysis of high-speed and low power Si interposer for highperformance 3D stacked systems. in EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium., 6724448, EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium, pp. 25-27, 2013 6th IEEE Electrical Design of Advanced Packaging Systems Symposium, EDAPS 2013, Nara, Japan, 13/12/12. https://doi.org/10.1109/EDAPS.2013.6724448

@inproceedings{8e5fc5d0c6314387b343711c6b6e061c,

title = "Design and analysis of high-speed and low power Si interposer for highperformance 3D stacked systems",

abstract = "For IO interconnection, longer wiring induces larger signal delay and the driving power consumes proportionally the length of wiring. Therefore, high speed and low power IO design is definitely important for how to shorten wiring or to reduce power even relative longer wiring. Si interposer composed multi-chip (2.5D) provides more wiring space, however length of wiring would be longer than 3D-designed chip wiring. Thus, low-power IO system design must be required even in denser configuration. This paper is discussed from fundamental approach for reducing power of IO system.",

keywords = "IO circuit, IO for 2.5D-3D, high-speed IO",

author = "Kanji Otsuka and Kanuku Ri and Mitsumasa Koyanagi",

year = "2013",

month = dec,

day = "1",

doi = "10.1109/EDAPS.2013.6724448",

language = "English",

isbn = "9781479923113",

series = "EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium",

pages = "25--27",

booktitle = "EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium",

note = "2013 6th IEEE Electrical Design of Advanced Packaging Systems Symposium, EDAPS 2013 ; Conference date: 12-12-2013 Through 15-12-2013",

}

TY - GEN

T1 - Design and analysis of high-speed and low power Si interposer for highperformance 3D stacked systems

AU - Otsuka, Kanji

AU - Ri, Kanuku

AU - Koyanagi, Mitsumasa

PY - 2013/12/1

Y1 - 2013/12/1

N2 - For IO interconnection, longer wiring induces larger signal delay and the driving power consumes proportionally the length of wiring. Therefore, high speed and low power IO design is definitely important for how to shorten wiring or to reduce power even relative longer wiring. Si interposer composed multi-chip (2.5D) provides more wiring space, however length of wiring would be longer than 3D-designed chip wiring. Thus, low-power IO system design must be required even in denser configuration. This paper is discussed from fundamental approach for reducing power of IO system.

AB - For IO interconnection, longer wiring induces larger signal delay and the driving power consumes proportionally the length of wiring. Therefore, high speed and low power IO design is definitely important for how to shorten wiring or to reduce power even relative longer wiring. Si interposer composed multi-chip (2.5D) provides more wiring space, however length of wiring would be longer than 3D-designed chip wiring. Thus, low-power IO system design must be required even in denser configuration. This paper is discussed from fundamental approach for reducing power of IO system.

KW - IO circuit

KW - IO for 2.5D-3D

KW - high-speed IO

UR - http://www.scopus.com/inward/record.url?scp=84894213175&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84894213175&partnerID=8YFLogxK

U2 - 10.1109/EDAPS.2013.6724448

DO - 10.1109/EDAPS.2013.6724448

M3 - Conference contribution

AN - SCOPUS:84894213175

SN - 9781479923113

T3 - EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium

SP - 25

EP - 27

BT - EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium

T2 - 2013 6th IEEE Electrical Design of Advanced Packaging Systems Symposium, EDAPS 2013

Y2 - 12 December 2013 through 15 December 2013

ER -