Data-transfer-aware design of an FPGA-based heterogeneous multicore platform with custom accelerators

Yasuhiro Takei; Hasitha Muthumala Waidyasooriya; Masanori Hariyama; Michitaka Kameyama

doi:10.1587/transfun.E98.A.2658

Data-transfer-aware design of an FPGA-based heterogeneous multicore platform with custom accelerators

Yasuhiro Takei, Hasitha Muthumala Waidyasooriya, Masanori Hariyama, Michitaka Kameyama

INF - Computer and Mathematical Sciences

Research output: Contribution to journal › Article › peer-review

Abstract

For an FPGA-based heterogeneous multicore platform, we present the design methodology to reduce the total processing time considering data-transfer. The reconfigurability of recent FPGAS with hard CPU cores allows us to realize a single-chip heterogeneous processor optimized for a given application. The major problem in designing such heterogeneous processors is data-transfer between CPU cores and accelerator cores. The total processing time with data-transfers is modeled considering the overlap of computation time and data-transfer time, and optimal design parameters are searched for.

Original language	English
Pages (from-to)	2658-2669
Number of pages	12
Journal	IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Volume	E98A
Issue number	12
DOIs	https://doi.org/10.1587/transfun.E98.A.2658
Publication status	Published - 2015 Dec

Keywords

Custom accelerators
FPGA
Heterogeneous multicore
Reconfigurable architecture

ASJC Scopus subject areas

Signal Processing
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering
Applied Mathematics

Access to Document

10.1587/transfun.E98.A.2658

Cite this

Data-transfer-aware design of an FPGA-based heterogeneous multicore platform with custom accelerators. / Takei, Yasuhiro; Waidyasooriya, Hasitha Muthumala ; Hariyama, Masanori; Kameyama, Michitaka.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E98A, No. 12, 12.2015, p. 2658-2669.

Research output: Contribution to journal › Article › peer-review

@article{4f1f529e25554363bc7690382e8e928a,

title = "Data-transfer-aware design of an FPGA-based heterogeneous multicore platform with custom accelerators",

abstract = "For an FPGA-based heterogeneous multicore platform, we present the design methodology to reduce the total processing time considering data-transfer. The reconfigurability of recent FPGAS with hard CPU cores allows us to realize a single-chip heterogeneous processor optimized for a given application. The major problem in designing such heterogeneous processors is data-transfer between CPU cores and accelerator cores. The total processing time with data-transfers is modeled considering the overlap of computation time and data-transfer time, and optimal design parameters are searched for.",

keywords = "Custom accelerators, FPGA, Heterogeneous multicore, Reconfigurable architecture",

author = "Yasuhiro Takei and Waidyasooriya, {Hasitha Muthumala} and Masanori Hariyama and Michitaka Kameyama",

note = "Publisher Copyright: Copyright {\textcopyright} 2015 The Institute of Electronics, Information and Communication Engineers.",

year = "2015",

month = dec,

doi = "10.1587/transfun.E98.A.2658",

language = "English",

volume = "E98A",

pages = "2658--2669",

journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",

issn = "0916-8508",

publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",

number = "12",

}

TY - JOUR

T1 - Data-transfer-aware design of an FPGA-based heterogeneous multicore platform with custom accelerators

AU - Takei, Yasuhiro

AU - Waidyasooriya, Hasitha Muthumala

AU - Hariyama, Masanori

AU - Kameyama, Michitaka

PY - 2015/12

Y1 - 2015/12

N2 - For an FPGA-based heterogeneous multicore platform, we present the design methodology to reduce the total processing time considering data-transfer. The reconfigurability of recent FPGAS with hard CPU cores allows us to realize a single-chip heterogeneous processor optimized for a given application. The major problem in designing such heterogeneous processors is data-transfer between CPU cores and accelerator cores. The total processing time with data-transfers is modeled considering the overlap of computation time and data-transfer time, and optimal design parameters are searched for.

AB - For an FPGA-based heterogeneous multicore platform, we present the design methodology to reduce the total processing time considering data-transfer. The reconfigurability of recent FPGAS with hard CPU cores allows us to realize a single-chip heterogeneous processor optimized for a given application. The major problem in designing such heterogeneous processors is data-transfer between CPU cores and accelerator cores. The total processing time with data-transfers is modeled considering the overlap of computation time and data-transfer time, and optimal design parameters are searched for.

KW - Custom accelerators

KW - FPGA

KW - Heterogeneous multicore

KW - Reconfigurable architecture

UR - http://www.scopus.com/inward/record.url?scp=84948661812&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84948661812&partnerID=8YFLogxK

U2 - 10.1587/transfun.E98.A.2658

DO - 10.1587/transfun.E98.A.2658

M3 - Article

AN - SCOPUS:84948661812

VL - E98A

SP - 2658

EP - 2669

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -

Data-transfer-aware design of an FPGA-based heterogeneous multicore platform with custom accelerators

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this