Challenge of a multiple-valued technology in recent deep-submicron VLSI

Research output: Contribution to journalConference articlepeer-review

5 Citations (Scopus)

Abstract

A logic-in-memory VLSI architecture based on multiple-valued floating-gate MOS passtransistor logic is proposed to solve a communication bottleneck between modules in the recent deep-submicron VLSI. Moreover, a multiple-valued current-mode circuit based on dual-rail differential logic is also proposed as a candidate suitable for self-checking and asynchronous VLSI systems. Finally, the advantage of the above multiple-valued circuit technologies is shown by using design examples.

Original languageEnglish
Pages (from-to)241-244
Number of pages4
JournalProceedings of The International Symposium on Multiple-Valued Logic
Publication statusPublished - 2001 Jan 1
Event31st IEEE International Symposium on Multiple-Valued Logic (ISMVL 2001) - Warsaw, Poland
Duration: 2001 May 222001 May 24

ASJC Scopus subject areas

  • Computer Science(all)
  • Mathematics(all)

Fingerprint Dive into the research topics of 'Challenge of a multiple-valued technology in recent deep-submicron VLSI'. Together they form a unique fingerprint.

Cite this