Automated design of wave pipelined multiport register files

Kouji Takano; Takehito Sasaki; Nobuyuki Oba; Hiroaki Kobayashi; Tadao Nakamura

Automated design of wave pipelined multiport register files

Kouji Takano, Takehito Sasaki, Nobuyuki Oba, Hiroaki Kobayashi, Tadao Nakamura

INF - Computer and Mathematical Sciences

Research output: Contribution to conference › Paper › peer-review

Abstract

Recent high-performance microprocessors have two or more functional units (FUs) to exploit instruction-level parallelism. To make full use of this capability, multiport register files are generally used. However, conventional multiport register files need a considerable amount of hardware. This paper proposes a multiport register file scheme, which uses time-division multiplexing with wave pipelining in order to save the needed hardware resources. For adjusting propagation delay timings, we develop a tool which automatically inserts dummy buffers into combinatorial logic.

Original language	English
Pages	197-202
Number of pages	6
Publication status	Published - 1998 Dec 1
Event	Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98) - Yokohama, Jpn Duration: 1998 Feb 10 → 1998 Feb 13

Other

Other	Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98)
City	Yokohama, Jpn
Period	98/2/10 → 98/2/13

ASJC Scopus subject areas

Engineering(all)

Access to Document

Fingerprint Dive into the research topics of 'Automated design of wave pipelined multiport register files'. Together they form a unique fingerprint.

Cite this

@conference{3124c37f920d426e9ae2bee538407368,

title = "Automated design of wave pipelined multiport register files",

abstract = "Recent high-performance microprocessors have two or more functional units (FUs) to exploit instruction-level parallelism. To make full use of this capability, multiport register files are generally used. However, conventional multiport register files need a considerable amount of hardware. This paper proposes a multiport register file scheme, which uses time-division multiplexing with wave pipelining in order to save the needed hardware resources. For adjusting propagation delay timings, we develop a tool which automatically inserts dummy buffers into combinatorial logic.",

author = "Kouji Takano and Takehito Sasaki and Nobuyuki Oba and Hiroaki Kobayashi and Tadao Nakamura",

year = "1998",

month = dec,

day = "1",

language = "English",

pages = "197--202",

note = "Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98) ; Conference date: 10-02-1998 Through 13-02-1998",

}

TY - CONF

T1 - Automated design of wave pipelined multiport register files

AU - Takano, Kouji

AU - Sasaki, Takehito

AU - Oba, Nobuyuki

AU - Kobayashi, Hiroaki

AU - Nakamura, Tadao

PY - 1998/12/1

Y1 - 1998/12/1

N2 - Recent high-performance microprocessors have two or more functional units (FUs) to exploit instruction-level parallelism. To make full use of this capability, multiport register files are generally used. However, conventional multiport register files need a considerable amount of hardware. This paper proposes a multiport register file scheme, which uses time-division multiplexing with wave pipelining in order to save the needed hardware resources. For adjusting propagation delay timings, we develop a tool which automatically inserts dummy buffers into combinatorial logic.

AB - Recent high-performance microprocessors have two or more functional units (FUs) to exploit instruction-level parallelism. To make full use of this capability, multiport register files are generally used. However, conventional multiport register files need a considerable amount of hardware. This paper proposes a multiport register file scheme, which uses time-division multiplexing with wave pipelining in order to save the needed hardware resources. For adjusting propagation delay timings, we develop a tool which automatically inserts dummy buffers into combinatorial logic.

UR - http://www.scopus.com/inward/record.url?scp=0032218675&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032218675&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0032218675

SP - 197

EP - 202

T2 - Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98)

Y2 - 10 February 1998 through 13 February 1998

ER -