Asynchronous pulse neural network model and its analog IC implementation

Yoshihiko Horio; Hidekazu Yasuda; Mitsuru Hanagata; Kazuyuki Aihara

Asynchronous pulse neural network model and its analog IC implementation

Yoshihiko Horio, Hidekazu Yasuda, Mitsuru Hanagata, Kazuyuki Aihara

Research output: Contribution to conference › Paper › peer-review

Abstract

Prototype neuron and axon circuits for the asynchronous pulse neural network model are fabricated with 1.2 μm CMOS technology and tested. The neuron circuit can function as both of a coincidence detector and an integrator. These opposite neuronal functions can be controlled by changing the internal time constants through the external voltages. The axon circuit, which mimics axonal, dendritic and synaptic delays, realizes pulse delay. The delay time can be continuously controlled by the external voltage.

Original language	English
Pages	301-304
Number of pages	4
Publication status	Published - 1998 Dec 1
Externally published	Yes
Event	Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology - Lisboa, Portugal Duration: 1998 Sep 7 → 1998 Sep 10

Other

Other	Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology
City	Lisboa, Portugal
Period	98/9/7 → 98/9/10

ASJC Scopus subject areas

Engineering(all)
Electrical and Electronic Engineering

Cite this

Asynchronous pulse neural network model and its analog IC implementation. / Horio, Yoshihiko; Yasuda, Hidekazu; Hanagata, Mitsuru; Aihara, Kazuyuki.

1998. 301-304 Paper presented at Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology, Lisboa, Portugal.

Research output: Contribution to conference › Paper › peer-review

@conference{9af36cb3c8d14a71a0dae83974136a84,

title = "Asynchronous pulse neural network model and its analog IC implementation",

abstract = "Prototype neuron and axon circuits for the asynchronous pulse neural network model are fabricated with 1.2 μm CMOS technology and tested. The neuron circuit can function as both of a coincidence detector and an integrator. These opposite neuronal functions can be controlled by changing the internal time constants through the external voltages. The axon circuit, which mimics axonal, dendritic and synaptic delays, realizes pulse delay. The delay time can be continuously controlled by the external voltage.",

author = "Yoshihiko Horio and Hidekazu Yasuda and Mitsuru Hanagata and Kazuyuki Aihara",

year = "1998",

month = dec,

day = "1",

language = "English",

pages = "301--304",

note = "Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology ; Conference date: 07-09-1998 Through 10-09-1998",

}

TY - CONF

T1 - Asynchronous pulse neural network model and its analog IC implementation

AU - Horio, Yoshihiko

AU - Yasuda, Hidekazu

AU - Hanagata, Mitsuru

AU - Aihara, Kazuyuki

PY - 1998/12/1

Y1 - 1998/12/1

N2 - Prototype neuron and axon circuits for the asynchronous pulse neural network model are fabricated with 1.2 μm CMOS technology and tested. The neuron circuit can function as both of a coincidence detector and an integrator. These opposite neuronal functions can be controlled by changing the internal time constants through the external voltages. The axon circuit, which mimics axonal, dendritic and synaptic delays, realizes pulse delay. The delay time can be continuously controlled by the external voltage.

AB - Prototype neuron and axon circuits for the asynchronous pulse neural network model are fabricated with 1.2 μm CMOS technology and tested. The neuron circuit can function as both of a coincidence detector and an integrator. These opposite neuronal functions can be controlled by changing the internal time constants through the external voltages. The axon circuit, which mimics axonal, dendritic and synaptic delays, realizes pulse delay. The delay time can be continuously controlled by the external voltage.

UR - http://www.scopus.com/inward/record.url?scp=0032264010&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032264010&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0032264010

SP - 301

EP - 304

T2 - Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology

Y2 - 7 September 1998 through 10 September 1998

ER -

Asynchronous pulse neural network model and its analog IC implementation

Abstract

Other

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this