Architecture of an asynchronous FPGA for handshake-component-based design

Yoshiya Komatsu, Masanori Hariyama, Michitaka Kameyama

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)


This paper presents a novel architecture of an asynchronous FPGA for handshake-component-based design. The handshakecomponent- based design is suitable for large-scale, complex asynchronous circuit because of its understandability. This paper proposes an areaefficient architecture of an FPGA that is suitable for handshake-componentbased asynchronous circuit. Moreover, the Four-Phase Dual-Rail encoding is employed to construct circuits robust to delay variation because the data paths are programmable in FPGA. The FPGA based on the proposed architecture is implemented in a 65 nm process. Its evaluation results show that the proposed FPGA can implement handshake components efficiently.

Original languageEnglish
Pages (from-to)1632-1644
Number of pages13
JournalIEICE Transactions on Information and Systems
Issue number8
Publication statusPublished - 2013


  • Asynchronous circuit
  • FPGA
  • Reconfigurable LSI
  • Self-timed circuit

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence


Dive into the research topics of 'Architecture of an asynchronous FPGA for handshake-component-based design'. Together they form a unique fingerprint.

Cite this