An intrinsic delay extraction method for Schottky gate field effect transistors

Research output: Contribution to journalArticlepeer-review

20 Citations (Scopus)

Abstract

This letter reports a new method for extracting the intrinsic transit delay associated with the carrier transport under the gate of field-effect transistors (FETs). With this method, the parasitic charging time is ruled out by the de-embedding used to strip the pad parasitics. Therefore, the intrinsic transit delay and the drain delay associated with the extended depletion region toward drain electrode can be separated without the influence of the parasitic charging time, as proven by an analysis of short-channel InP-based high electron mobility transistors. The method is applicable to any type of Schottky-gate FETs and could be helpful for studying the effective carrier velocity in the gate region of FETs.

Original languageEnglish
Pages (from-to)669-671
Number of pages3
JournalIEEE Electron Device Letters
Volume25
Issue number10
DOIs
Publication statusPublished - 2004 Oct 1
Externally publishedYes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'An intrinsic delay extraction method for Schottky gate field effect transistors'. Together they form a unique fingerprint.

Cite this