An architecture of small-scaled neuro-hardware using probabilistically-coded pulse neurons

T. Kawashima, A. Ishiguro, S. Okuma

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

We present an architecture of a neuro-hardware that can be realized on a small-scaled circuit compared to the conventional approach. In order to reduce the scale of the circuits, the architecture employs a new method of computing the membrane potential and sigmoid function by encapsulating the probability properties into relative delay between two pulses. The proposed architecture enables one to integrate more than one hundred of neurons on a latest FPGA chip, which means thirteen-fold miniaturization compared to the conventional architecture.

Original languageEnglish
Title of host publicationIECON Proceedings (Industrial Electronics Conference)
PublisherIEEE Computer Society
Pages657-663
Number of pages7
DOIs
Publication statusPublished - 2000 Jan 1
Externally publishedYes

Publication series

NameIECON Proceedings (Industrial Electronics Conference)
Volume1

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'An architecture of small-scaled neuro-hardware using probabilistically-coded pulse neurons'. Together they form a unique fingerprint.

Cite this